鈥?/div>
Maximum Input Clock Frequency > 2.5 GHz, Typical
< 20 ps Within Device Output Skew
330 ps Typical Propagation Delay
145 ps Typical Rise and Fall Times
Differential LVPECL Outputs, 720 mV Amplitude, Typical
LVPECL Mode Operating Range: V
CC
= 2.375 V to 3.63 V with
GND = 0 V
Internal 50
W
Input Termination Resistors Provided
VREF_AC Reference Output Voltage
鈭?0擄C
to +85擄C Ambient Operating Temperature
Available in 3 mm x 3 mm 16 Pin QFN
These are Pb鈭扚ree Devices
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
G
= Pb鈭扚ree Package
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.
D
Q
Figure 1. Simplified Logic Diagram
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 9 of this data sheet.
漏
Semiconductor Components Industries, LLC, 2006
December, 2006
鈭?/div>
Rev. 0
1
Publication Order Number:
NB6L14/D
next