NB4N527S
3.3V, 2.5Gb/s Dual
AnyLevel鈩?to LVDS
Receiver/Driver/Buffer/
Translator with Internal
Input Termination
NB4N527S is a clock or data Receiver/Driver/Buffer/Translator
capable of translating AnyLevel
TM
input signal (LVPECL, CML,
HSTL, LVDS, or LVTTL/LVCMOS) to LVDS. Depending on the
distance, noise immunity of the system design, and transmission line
media, this device will receive, drive or translate data or clock signals
up to 2.5 Gb/s or 1.5 GHz, respectively.
The NB4N527S has a wide input common mode range of
GND + 50 mV to V
CC
鈭?50 mV combined with two 50
W
internal
termination resistors is ideal for translating differential or
single鈭抏nded data or clock signals to 350 mV typical LVDS output
levels without use of any additional external components (Figure 6).
The device is offered in a small 3 mm x 3 mm QFN鈭?6 package.
NB4N527S is targeted for data, wireless and telecom applications as
well as high speed logic interface where jitter and package size are
main requirements. Application notes, models, and support
documentation are available on www.onsemi.com.
鈥?/div>
Maximum Input Clock Frequency up to 1.5 GHz
鈥?/div>
Maximum Input Data Rate up to 2.5 Gb/s (Figure 5)
鈥?/div>
470 ps Maximum Propagation Delay\
鈥?/div>
1 ps Maximum RMS Jitter
鈥?/div>
140 ps Maximum Rise/Fall Times
鈥?/div>
Single Power Supply; V
CC
= 3.3 V
$10%
鈥?/div>
Temperature Compensated TIA/EIA鈭?44 Compliant LVDS Outputs
鈥?/div>
Internal 50
W
Termination Resistor per Input Pin
鈥?/div>
GND + 50 mV to V
CC
鈭?50 mV V
CMR
Range
鈥?/div>
Pb鈭扚ree Packages are Available
http://onsemi.com
MARKING
DIAGRAM*
16
1
1
QFN鈭?6
MN SUFFIX
CASE 485G
NB4N
527S
ALYW
G
G
A
L
Y
W
G
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb鈭扚ree Package
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.
50
W*
VTD0
D0
D0
VTD0
50
W*
VTD1
50
W*
Q0
Q0
VOLTAGE (130 mV/div)
D1
D1
Device DDJ = 10 ps
VTD1
50
W*
Q1
Q1
Figure 1. Functional Block Diagram
*R
TIN
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 9 of this data sheet.
TIME (58 ps/div)
Figure 2. Typical Output Waveform at 2.488 Gb/s with
PRBS 2
23鈭?
(V
INPP
= 400 mV; Input Signal DDJ = 14 ps)
漏
Semiconductor Components Industries, LLC, 2006
1
June, 2006 鈭?Rev. 3
Publication Order Number:
NB4N527S/D
NB4N527SMNG相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠(chǎng)商
下載
-
英文版
3.3 V 2.5 Gb/s Multi Level Clock/Data Input to CML Receiver/...
-
英文版
3.3 V 1:2 AnyLevel Input to LVDS Fanout Buffer / Translator
-
英文版
3.3V Serial Input MultiProtocol PLL Clock Synthesizer, Diffe...
ONSEMI
-
英文版
3.3V Serial Input MultiProtocol PLL Clock Synthesizer, Diffe...
ONSEMI [ON Semi...
-
英文版
Link Replicator for Fibre Channel, Gigabit Ethernet, HDTV an...
ONSEMI [ON Semi...
-
英文版
3.3V Differential In 1:21 Differential Fanout Clock Driver w...
ONSEMI [ON Semi...
-
英文版
3.3 V AnyLevel Receiver to CML Driver/Translator with Input ...
ONSEMI
-
英文版
3.3 V AnyLevel Receiver to CML Driver/Translator - 2.0 GHz C...
-
英文版
3.3V/5V, 50 MHz to 200 MHz PECL Clock Synthesizer
ETC
-
英文版
3.3V/5V, 50 MHz to 200 MHz PECL Clock Synthesizer
ONSEMI
-
英文版
3.3V/5V, 50 MHz to 200 MHz PECL Clock Synthesizer
ETC [ETC]
-
英文版
3.3V, 2.5Gb/s Dual AnyLevel⑩ to LVDS Receiver/Driver/Buffer...
ONSEMI
-
英文版
NB4N527S: 3.3V 2.5Gb/s Dual AnyLevelTM to LVDS Output Driver...
-
英文版
Link Replicator for Fibre Channel, Gigabit Ethernet, HDTV an...
ONSEMI [ON Semi...
-
英文版
3.3V 3.2Gb/s Dual Differential Clock/Data 2 x 2 Crosspoint S...
ONSEMI
-
英文版
NB4N840M Product Data Sheet
-
英文版
3.3 V, 1.5 Gb/s Dual AnyLevelTM to LVDS Receiver/Driver/Buff...
ONSEMI
-
英文版
3.3 V, 1.5 Gb/s Dual AnyLevelTM to LVDS Receiver/Driver/Buff...
ONSEMI [ON...
-
英文版
3.3 V 2.5 Gb/s Multi Level Clock/Data Input to CML Receiver/...
-
英文版
3.3V Serial Input MultiProtocol PLL Clock Synthesizer, Diffe...
1
2
3
4
5
6
7
8
9
10
