NB4L858M
2.5V/3.3V, 3 GHz Dual
Differential Clock/Data 2x2
Crosspoint Switch with
CML Output and Internal
Termination
Description
http://onsemi.com
MARKING
DIAGRAM*
The NB4L858M is a high鈭抌andwidth low voltage fully differential
dual 2 x 2 crosspoint switch with CML outputs that is suitable for
applications such as SDH/SONET DWDM and high speed switching
applications. Design technique minimizes jitter accumulation,
crosstalk, and signal skew which make this device ideal for
loop鈭抰hrough and protection channel switching application. Each
2 x 2 crosspoint switch can fan out and/or multiplex up to 3 Gb/s data
and 3 GHz clock signals.
Differential inputs incorporate a pair of internal 50
W
termination
resistors in a center鈭抰apped configuration (V
TDx
Pins) and can accept
LVPECL (Positive ECL) or CML input signal without any external
component. This feature provides transmission line termination
on鈭抍hip, at the receiver end, eliminating external components.
Differential 16 mA CML output provides matching internal 50
W
terminations, and 400 mV output swings when externally terminated,
50
W
to V
CC
.
The SELECT inputs are single鈭抏nded and can be driven with either
LVCMOS or LVTTL input levels. The device is housed in a low
profile 7 x 7 mm 32鈭抪in LQFP package.
Features
LQFP鈭?2
FA SUFFIX
CASE 873A
NB4L
858M
AWLYYWW
32
1
A
= Assembly Location
WL, L = Wafer Lot
YY, Y
= Year
WW, W = Work Week
G
= Pb鈭扚ree Package
*For additional marking information, refer to
Application Note AND8002/D.
SELA0
0
DA0
VTDA0
DA0
1
SELA1
0
DA1
VTDA1
DA1
1
SELB0
0
DB0
VTDB0
DB0
1
SELB1
0
DB1
VTDB1
DB1
1
50W
50W
QB1
QB1
50W
50W
B0
QB0
QB0
50W
50W
A1
QA1
QA1
50W
50W
A0
QA0
QA0
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Maximum Input Clock Frequency 3 GHz
Maximum Input Data Frequency 3 Gb/s
350 ps Typical Propagation Delay
80 ps Typical Rise and Fall Times
12 ps Channel to Channel Skew
0.5 ps RMS Jitter
5 ps Deterministic Jitter @ 2.5 Gb/s
Operating Range: V
CC
= 2.3V to 3.6 V with GND = 0 V
CML Output Level (400 mV Peak鈭抰o鈭扨eak Output), Differential
Output
鈥?/div>
These are Pb鈭扚ree Devices
B1
Figure 1. Functional Block Diagram
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
漏
Semiconductor Components Industries, LLC, 2005
1
December, 2005 鈭?Rev. 9
Publication Order Number:
NB4L858M/D
NB4L858MFAR2G相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
2.5 V/3.3 V/5.0 V Differential Data/Clock D Flip-Flop with R...
ONSEMI
-
英文版
2.5V/3.3V/5V Differential Data/Clock D Flip?Flop with Reset
-
英文版
2.5V/3.3V 5Gb/s Multi Level Clock/Data Input to CML Driver/R...
-
英文版
3.3V 1:4 Clock Fanout Buffer
ONSEMI [ON Semi...
-
英文版
2.5V/3.3V/5V Differential Data/Clock D Flip−Flop with ...
-
英文版
2.5V / 3.3V Differential LVPECL 2x2 Clock Switch and Low Ske...
ONSEMI
-
英文版
2.5V / 3.3V Differential LVPECL 2x2 Clock Switch and Low Ske...
ONSEMI [ON Semi...
-
英文版
2.5V/3.3V, 3 GHz Dual Differential Clock/Data 2x2 Crosspoint...
ONSEMI
-
英文版
NB4L858M Customer Presentation
-
英文版
2.5V/3.3V 5Gb/s Multi Level Clock/Data Input to CML Driver/R...
-
英文版
2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver...
ONSEMI [ON Semi...
-
英文版
2.5 V / 3.3 V Differential 2:1 Clock In to Differential LVPE...
-
英文版
2.5 V/3.3 V/5.0 V Differential Data/Clock D Flip-Flop with R...
ONSEMI
-
英文版
2.5 V/3.3 V/5.0 V Differential Data/Clock D Flip-Flop with R...
ONSEMI [ON Semi...
-
英文版
2.5 V/3.3 V/5.0 V Differential Data/Clock D Flip-Flop with R...
ONSEMI
-
英文版
IC D-TYPE NEG TRG SNGL 16QFN
-
英文版
2.5 V/3.3 V/5.0 V Differential Data/Clock D Flip-Flop with R...
ONSEMI [ON Semi...
-
英文版
2.5V / 3.3V Differential LVPECL 2x2 Clock Switch and Low Ske...
ONSEMI
-
英文版
2.5V / 3.3V Differential LVPECL 2x2 Clock Switch and Low Ske...
ONSEMI [ON Semi...
-
英文版
2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver...
ONSEMI [ON Semi...
1
2
3
4
5
6
7
8
9
10
