音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

NB2304AI1HDR2G Datasheet

  • NB2304AI1HDR2G

  • 3.3 V Zero Delay Clock Buffer

  • 10頁

  • ONSEMI

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

NB2304A
3.3 V Zero Delay
Clock Buffer
The NB2304A is a versatile, 3.3 V zero delay buffer designed to
distribute high鈭抯peed clocks in PC, workstation, datacom, telecom
and other high鈭抪erformance applications. It is available in an 8 pin
package. The part has an on鈭抍hip PLL which locks to an input clock
presented on the REF pin. The PLL feedback is required to be driven
to FBK pin, and can be obtained from one of the outputs. The
input鈭抰o鈭抩utput propagation delay is guaranteed to be less than
250 ps, and the output鈭抰o鈭抩utput skew is guaranteed to be less than
200 ps.
The NB2304A has two Banks of two outputs each. Multiple
NB2304A devices can accept the same input clock and distribute it. In
this case, the skew between the outputs of the two devices is
guaranteed to be less than 500 ps.
The NB2304A is available in two different configurations (Refer to
NB2304A Configurations Table). The NB2304Ax1* is the base part,
where the output frequencies equal the reference if there is no counter
in the feedback path. The NB2304Ax1H is the high鈭抎rive version of
the
鈭?
and the rise and fall times on this device are much faster.
The NB2304Ax2 allows the user to obtain REF, 1/2 X and 2X
frequencies on each output Bank. The exact configuration and output
frequencies depend on which output drives the feedback pin.
Features
http://onsemi.com
MARKING
DIAGRAM*
8
8
1
SOIC鈭?
D SUFFIX
CASE 751
1
XXXX
ALYW
G
XXXX
A
L
Y
W
G
= Device Code
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb鈭扚ree Package
*For additional marking information, refer to
Application Note AND8002/D.
鈥?/div>
Zero Input
鈭?/div>
Output Propagation Delay, Adjustable by Capacitive
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Load on FBK Input
Multiple Configurations
鈭?/div>
Refer to NB2304A Configurations Table
Input Frequency Range: 15 MHz to 133 MHz
Multiple Low鈭扴kew Outputs
Output鈭扥utput Skew < 200 ps
Device鈭扗evice Skew < 500 ps
Two Banks of Four Outputs
Less than 200 ps Cycle鈭抰o鈭扖ycle Jitter (鈭?,
鈭?H, 鈭?H)
Available in Space Saving, 8 pin 150 mil SOIC Package
3.3 V Operation
Advanced 0.35
m
CMOS Technology
Industrial Temperature Available
These are Pb鈭扚ree Devices
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 9 of this data sheet.
*x = C for Commercial; I for Industrial.
Semiconductor Components Industries, LLC, 2006
November, 2006
鈭?/div>
Rev. 5
1
Publication Order Number:
NB2304A/D

NB2304AI1HDR2G 產(chǎn)品屬性

  • 2,500

  • 集成電路 (IC)

  • 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器

  • -

  • 零延遲緩沖器

  • CMOS

  • CMOS

  • 1

  • 1:4

  • 無/無

  • 133.3MHz

  • 無/無

  • 3 V ~ 3.6 V

  • -40°C ~ 85°C

  • 表面貼裝

  • 8-SOIC(0.154",3.90mm 寬)

  • 8-SOICN

  • 帶卷 (TR)

NB2304AI1HDR2G相關(guān)型號PDF文件下載

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!