NB100LVEP56
2.5V / 3.3V / 5V ECL Dual
Differential 2:1 Multiplexer
The NB100LVEP56 is a dual, fully differential 2:1 multiplexer. The
differential data path makes the device ideal for multiplexing low
skew clock or differential data signals. The device features both
individual and common select inputs to address both data path and
random logic applications. Common and individual selects can accept
both ECL and CMOS input voltage levels. Multiple V
BB
pins are
provided.
The V
BB
pin, an internally generated voltage supply, is available to
this device only. For single鈭抏nded input operation, the unused
differential input is connected to V
BB
as a switching reference voltage.
V
BB
may also rebias AC coupled inputs. When used, decouple V
BB
and V
CC
via a 0.01
mF
capacitor and limit current sourcing or sinking
to 0.5 mA. When not used, V
BB
should be left open.
http://onsemi.com
MARKING
DIAGRAMS*
20
1
20
N100
VP56
ALYW
1
24
1
24
1
TSSOP鈭?0
DT SUFFIX
CASE 948E
鈥?/div>
Maximum Input Clock Frequency > 2.5 GHz Typical
鈥?/div>
Maximum Input Data Rate > 2.5 Gb/s Typical
鈥?/div>
525 ps Typical Propagation Delays
鈥?/div>
Low Profile QFN Package
鈥?/div>
PECL Mode Operating Range:
鈥?/div>
NECL Mode Operating Range:
QFN鈭?4
MN SUFFIX
CASE 485L
A
L
Y
W
N100
VP56
ALYW
V
CC
= 2.375 V to 5.5 V with V
EE
= 0 V
V
CC
= 0 V with V
EE
=
鈭?.375
V to
鈭?.5
V
(Compatible with ECL and CMOS Input Voltage Levels)
鈥?/div>
Separate, Common Select, and Individual Select
= Assembly Location
= Wafer Lot
= Year
= Work Week
鈥?/div>
Q Output Will Default LOW with Inputs Open or at V
EE
鈥?/div>
Multiple V
BB
Outputs
鈥?/div>
Pb鈭扚ree Packages are Available*
*For additional information, see Application Note
AND8002/D
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 10 of this data sheet.
*For additional information on our Pb鈭扚ree strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
錚?/div>
Semiconductor Components Industries, LLC, 2004
December, 2004
鈭?/div>
Rev. 5
1
Publication Order Number:
NB100LVEP56/D
next
NB100LVEP56MNR2G 產(chǎn)品屬性
NB100LVEP56MNR2G相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
CHIP LED DEVICE
SEOUL [Seoul Se...
-
英文版
CHIP LED DEVICE
SEOUL [Seoul Se...
-
英文版
BAG NOTEBOOK NYLON TOP-LOAD
-
英文版
BAG NOTEBOOK NYLON TOP-LOAD
-
英文版
BAG NOTEBOOK NYLON TOP-LOAD
-
英文版
BAG NOTEBOOK LEATHER TOP-LOAD
-
英文版
BAG NOTEBOOK LEATHER TOP-LOAD
-
英文版
BAG NOTEBOOK LEATHER TOP-LOAD
-
英文版
BAG NOTEBOOK NYLON W/WHEELS
-
英文版
BAG BACKPACK NYLON TOP-LOAD
-
英文版
BAG BACKPACK NYLON TOP-LOAD
-
英文版
3.3V1:22 Differential HSTL/PECL to HSTL Clock Driver with L...
ONSEMI
-
英文版
3.3V 1:22 Differential HSTL/PECL to HSTL Clock Driver with L...
-
英文版
3.3V Dual Differential LVPECL/LVDS to LVTTL Translator
ONSEMI
-
英文版
3.3V Dual Differential LVPECL/LVDS to LVTTL Translator
ONSEMI [ON...
-
英文版
2.5V / 3.3V Quad Differential Driver/Receiver
ONSEMI
-
英文版
2.5V / 3.3V ECL Quad Differential Driver/Receiver
-
英文版
2.5V / 3.3V / 5VECL Dual Differential 2:1 Multiplexer
ONSEMI
-
英文版
2.5V / 3.3V / 5VECL Dual Differential 2:1 Multiplexer
ONSEMI [ON...
-
英文版
2.5V / 3.3V Any Level Positive Input to -2.5V -3.3V / -5V NE...
ONSEMI