音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

MX802LH8 Datasheet

  • MX802LH8

  • DVSR CODEC

  • 24頁(yè)

  • ETC

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

DATA BULLETIN
MX802
Features





DVSR (Data/Voice Storage and Retrieval)
Codec
CVSD Codec Encoder and Decoder
Control and Timing Circuitry for 4Mbits
of external DRAM
Low Power Operation
Member of DBS800 Family (C-BUS
Compatible)






DVSR CODEC
Applications
Answering Machines where an incoming
speech message is stored for later recall
Busy Buffering, in which an outgoing
speech message is stored temporarily
Automatic transmission of pre-recorded
alarm or status messages.
Time Domain Scrambling of Speech
messages
VOX control of transmitter functions
Temporary Data Storage, such as
buffering of over-air data transmissions
IRQ
XTAL/ XTAL
CLOCK
AUDIO
IN
AUDIO
OUT
SERIAL
CLOCK
COMMAND
DATA
REPLY
DATA
CS
C-BUS INTERFACE AND CONTROL LOGIC
CLOCK
GENERATOR
PLAY
COMMAND
BUFFER
STORE
COMMAND
BUFFER
CONTROL
REGISTER
STATUS
REGISTER
DATA
READ
COUNTER
DATA
WRITE
COUNTER
SPEECH
PLAY
COUNTERS
SPEECH
STORE
COUNTERS
ENCODE
CLOCK
POWER
ASSESS
ENCODER DECODER
CLOCK
CLOCK
MOD
DECODE
CLOCK
DEMOD
IDLE
PATTERN
DRAM CONTROL AND TIMING
DIRECT ACCESS CLOCKS AND DATA
WE CAS RAS1 RAS2 RAS3 RAS4
A9
A8
A7
A6
A5
DRAM Data In/
A0/ENO
A4 A3/ECK A2/DCK
(ENCODER
OUT)
DRAM Data Out/
A1/DEI
(DECODER
IN)
V
DD
V
BIAS
V
SS
DRAM ADDRESS LINES
The MX802 Data/Voice Storage and Retrieval (DVSR) Codec contains a Continuously Variable Slope Delta
Modulation (CVSD) encoder and decoder as well as control and timing circuitry for up to 4Mbits of external
DRAM. As a member of the DBS800 series, it also contains interface and control logic for the 鈥淐-BUS鈥?serial
interface.
When used with external DRAM, theMX802 had four primary functions: Speech Storage, Speech layback,
Data Storage, and Data Retrieval. The Speech Storage and Playback may be performed concurrently with
data storage or retrieval.
On-chip the Delta Codec is supported by input and output analog switched-capacitor filters and audio output
switching circuitry. The DRAM control and timing circuitry provides all the necessary address, control, and
refresh signals to interface to external DRAM.
The MX802 may also be used without DRAM (as a 鈥渟tand alone鈥?CVSD Codec), in which case direct access
is provided to the CVSD Codec digital data and clock signals. All signals are controlled by 鈥淐-BUS鈥?/div>
commands from the system microcontroller.
The MX802 may be used with a 5.0V power supply and is available in the following packages:
24-pin PLCC (MX802LH), 28-pin PLCC (MX802LH8), and 28-pin PDIP (MX802P).
1998
MX-COM, Inc.
www.mxcom.com Tel: 800 638 5577 336 744 5050 Fax: 336 744 5054
Doc. # 20480033.008
4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA
All trademarks and service marks are held by their respective companies.

MX802LH8相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！