音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

MX28F2100BTC-90 Datasheet

  • MX28F2100BTC-90

  • 2M-BIT [256K x 8/128K x 16] CMOS FLASH MEMORY

  • 45頁

  • MCNIX

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

PRELIMINARY
MX28F2100B
2M-BIT [256K x 8/128K x 16] CMOS FLASH MEMORY
FEATURES
鈥?262,144x8/131,072x16 switchable
鈥?Fast access time: 70/90/120ns
鈥?Low power consumption
鈥?50mA maximum active current
鈥?100uA maximum standby current
鈥?Programming and erasing voltage 12V
7%
鈥?Command register architecture
鈥?Byte/Word Programming (50 us typical)
鈥?Auto chip erase 5 sec typical
(including preprogramming time)
鈥?Block Erase (Any one from 5 blocks:16K-Byte x1,
8K-Byte x2, 96K-Byte x1, and 128K-Byte x1)
鈥?Auto Erase with Erase Suspend capability
鈥?Status Register feature for Device status detection
鈥?Auto Erase (chip & block) and Auto Program
鈥?Status Registers
鈥?10,000 minimum erase/program cycles
鈥?Latch-up protected to 100mA from -1 to VCC+1V
鈥?Package type:
鈥?44-pin SOP
鈥?48-pin TSOP (Type 1)
GENERAL DESCRIPTION
The MX28F2100B is a 2-mega bit Flash memory or-
ganized as 256K bytes of 8 bits or 128K words of 16
bits switchable. MXIC's Flash memories offer the
most cost-effective and reliable read/write non-
volatile random access memory. The MX28F2100B
is packaged in 44-pin SOP and 48-pin TSOP(I). It is
designed to be reprogrammed and erased in-system
or in-standard EPROM programmers.
The standard MX28F2100B offers access times as
fast as 70ns, allowing operation of high-speed
microprocessors without wait states. To eliminate
bus contention, the MX28F2100B has separate chip
enable (CE) and output enable (OE ) controls.
MXIC's Flash memories augment EPROM function-
ality with in-circuit electrical erasure and
programming. The MX28F2100B uses a command
register to manage this functionality. The command
register allows for 100% TTL level control inputs and
fixed power supply levels during erase and
programming, while maintaining maximum EPROM
compatibility.
MXIC Flash technology reliably stores memory con-
tents even after 10,000 erase and program cycles.
The MXIC cell is designed to optimize the erase and
programming mechanisms. In addition, the combi-
nation of advanced tunnel oxide processing and low
internal electric fields for erase and programming
operations produces reliable cycling.
The
MX28F2100B uses a 12.0V
7% VPP supply to
perform the High Reliability Erase and auto Program/
Erase algorithms.
The highest degree of latch-up protection is
achieved with MXIC's proprietary non-epi process.
Latch-up protection is proved for stresses up to 100
milliamps on address and data pin from -1V to VCC
+ 1V.
BLOCK STRUCTURE
A16~A0
1FFFFH
128 K-BYTE BLOCK
10000H
0FFFFH
96 K-BYTE BLOCK
04000H
03FFFH
03000H
02FFFH
02000H
01FFFH
00000H
Word Mode (x16) Memor y Map
*Byte Mode operation should include
A-1(LSB) for addressing
8 K-BYTE BLOCK
8 K-BYTE BLOCK
16 K-BYTE BLOCK
P/N: PM0382
1
REV. 1.5, MAR. 24, 1998

MX28F2100BTC-90相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù):
賣家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號,
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務(wù)的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!