音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

MT49H16M16FM Datasheet

  • MT49H16M16FM

  • REDUCED LATENCY DRAM RLDRAM

  • 43頁

  • MICRON

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

ADVANCE
鈥?/div>
256Mb: x16, x32
2.5V V
EXT
, 1.8V V
DD
, 1.8V V
DD
Q, RLDRAM
REDUCED LATENCY
DRAM (RLDRAM)
FEATURES
鈥?2.5V V
EXT
, 1.8V V
DD
, 1.8V V
DD
Q I/O
鈥?Cyclic bank addressing for maximum data out
bandwidth
鈥?Non-multiplexed addresses
鈥?Non-interruptible sequential burst of two (2-bit
prefetch) and four (4-bit prefetch) DDR
鈥?Target 600 Mb/s/p data rate
鈥?Programmable Read Latency (RL) of 5-8
鈥?Data valid signal (DVLD) activated as read data is
available
鈥?Data Mask signals (DM0/DM1) to mask first and
second part of write data burst
鈥?IEEE 1149.1 compliant JTAG boundary scan
鈥?Pseudo-HSTL 1.8V I/O Supply
鈥?Internal Auto Precharge
鈥?Refresh requirements: 32ms at 100擄C junction
temperature (8K refresh for each bank, 64K refresh
command must be issued in total each 32ms)
MT49H8M32 鈥?1 Meg x 32 x 8 banks
MT49H16M16 鈥?2 Meg x 16 x 8 banks
For the latest data sheet, please refer to the Micron
Web site:
www.micron.com/dramds
144-Ball T-FBGA
OPTIONS
鈥?Clock Cycle Timing
3.3ns (300 MHz)
4ns (250 MHz)
5ns (200 MHz)
鈥?Configuration
8 Meg x 32
(1 Meg x 32 x 8 banks)
16 Meg x 16
(2 Meg x 16 x 8 banks)
鈥?Package
144-ball, 11mm x 18.5mm T-FBGA
MARKING
-3.3
-4
-5
MT49H8M32FM
MT49H16M16FM
row/column address multiplexing and is optimized for
fast random access and high-speed bandwidth.
RLDRAM is designed for communication data
storages like transmit or receive buffers in telecommuni-
cation systems as well as data or instruction cache
applications requiring large amounts of memory.
FM
POWER-UP INITIALIZATION
Since the RLDRAM does not have a designated reset
function, the following procedure must be executed in
order to initalize the internal state machine, regulators,
and force the DRAM to be in ready state.
鈥?Apply power, then start clock
鈥?After power on, an initial pause of 200碌s is required
鈥?MRS command for 2 clocks and set standard mode
register for 1 clock (2 dummies plus 1 valid MRS set)
鈥?8 refresh cycles (minimum), one on each bank and
separated by 2,048 cycles (
t
MRSC must be satisfied
between MRS and first REF command)
鈥?Ready for normal operation (
t
RC cycles after the last
refresh command)
VALID PART NUMBERS
PART NUMBER
MT49H8M32FM-xx
MT49H16M16FM-xx
DESCRIPTION
8 Meg x 32
16 Meg x 16
GENERAL DESCRIPTION
The Micron
廬
256Mb Reduced Latency DRAM
(RLDRAM) contains 8 banks x32Mb of memory acces-
sible with 32-bit or 16-bit I/Os in a double data rate (DDR)
format where the data is provided and synchronized with
a differential echo clock signal. RLDRAM does not require
256: x16, x32 RLDRAM
MT49H8M32_3.p65 鈥?Rev. 3, Pub. 6/02
1
漏2002, Micron Technology, Inc.
鈥?/div>
PRODUCTS
AND SPECIFICATIONS DISCUSSED HEREIN ARE FOR EVALUATION AND REFERENCE PURPOSES ONLY AND ARE SUBJECT TO CHANGE BY
MICRON WITHOUT NOTICE. PRODUCTS ARE ONLY WARRANTED BY MICRON TO MEET MICRON鈥橲 PRODUCTION DATA SHEET SPECIFICATIONS.

MT49H16M16FM相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！