音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

MM74HCT574WM Datasheet

  • MM74HCT574WM

  • TRI-STATE? Octal D-Type Latch / TRI-STATE Octal D-Type Flip-...

  • 130.16KB

  • 6頁

  • NSC

掃碼查看芯片數(shù)據(jù)手冊

上傳產品規(guī)格書

PDF預覽

MM54HCT573 MM74HCT573 TRI-STATE Octal D-Type Latch
MM54HCT574 MM74HCT574 TRI-STATE Octal D-Type Flip-Flop
PRELIMINARY
February 1990
MM54HCT573 MM74HCT573
TRI-STATE Octal D-Type Latch
MM54HCT574 MM74HCT574
TRI-STATE Octal D-Type Flip-Flop
General Description
The MM54HCT573 MM74HCT573 octal D-type latches and
MM54HCT574 MM74HCT574 Octal D-type flip flops ad-
vanced silicon-gate CMOS technology which provides the
inherent benefits of low power consumption and wide power
supply range but are LS-TTL input and output characteristic
pin-out compatible The TRI-STATE outputs are capable
of driving 15 LS-TTL loads All inputs are protected from
damage due to static discharge by internal diodes to V
CC
and ground
When the MM54HCT573 MM74HCT573 LATCH ENABLE
input is high the Q outputs will follow the D inputs When
the LATCH ENABLE goes low data at the D inputs will be
retained at the outputs until LATCH ENABLE returns high
again When a high logic level is applied to the OUTPUT
CONTROL input all outputs go to a high impedance state
regardless of what signals are present at the other inputs
and the state of the storage elements
The MM54HCT574 MM74HCT574 are positive edge trig-
gered flip-flops Data at the D inputs meeting the setup and
hold time requirements are transferred to the Q outputs on
positive going transitions of the CLOCK (CK) input When a
high logic level is applied to the OUTPUT CONTROL (OC)
input all outputs go to a high impedance state regardless
of what signals are present at the other inputs and the state
of the storage elements
MM54HCT MM74HCT devices are intended to interface be-
tween TTL and NMOS components and standard CMOS
devices These parts are also plug in replacements for LS-
TTL devices and can be used to reduce power consumption
in existing designs
Features
Y
Y
Y
Y
Y
Y
TTL input characteristic compatible
Typical propagation delay 18 ns
Low input current 1
mA
maximum
Low quiescent current 80
mA
maximum
Compatible with bus-oriented systems
Output drive capability 15 LS-TTL loads
Connection Diagram
Dual-In-Line Package
TL F 10627 鈥?1
Top View
Order Number MM54HCT573 or MM74HCT573
TL F 10627 鈥?2
Top View
Order Number MM54HCT574 or MM74HCT574
Please look into Section 8 Appendix D for availability of various package types
TRI-STATE is a registered trademark of National Semiconductor Corporation
C
1995 National Semiconductor Corporation
TL F 10627
RRD-B30M105 Printed in U S A

MM74HCT574WM 產品屬性

  • 36

  • 集成電路 (IC)

  • 邏輯 - 觸發(fā)器

  • 74HCT

  • 標準

  • D 型總線

  • 三態(tài)非反相

  • 1

  • 8

  • 33MHz

  • 18ns

  • 正邊沿

  • 7.2mA,7.2mA

  • 4.5 V ~ 5.5 V

  • -40°C ~ 85°C

  • 表面貼裝

  • 20-SOIC(0.295",7.50mm 寬)

  • 管件

  • MM74HCT574WM-NDMM74HCT574WMFS

MM74HCT574WM相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務:
賣家服務:
技術客服:

0571-85317607

網站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號,
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務的動力!意見一經采納,將有感恩紅包奉上哦!