MM54C48 MM74C48 BCD-to-7 Segment Decoder
March 1988
MM54C48 MM74C48
BCD-to-7 Segment Decoder
General Description
The MM54C48 MM74C48 BCD-to-7 segment decoder is a
monolithic complementary MOS (CMOS) integrated circuit
constructed with N- and P-channel enhancement transis-
tors Seven NAND gates and one driver are connected in
pairs to make binary-coded decimal (BCD) data and its com-
plement available to the seven decoding AND-OR-INVERT
gates The remaining NAND gate and three input buffers
provide test-blanking input ripple-blanking output and rip-
ple-blanking inputs
Features
Wide supply voltage range
3 0V to 15V
Guaranteed noise margin
1 0V
Y
High noise immunity
0 45 V
CC
(typ )
Y
Low power
fan out of 2
TTL compatibility
driving 74L
Y
High current sourcing output (up to 50 mA)
Y
Ripple blanking for leading or trailing zeros (optional)
Y
Lamp test provision
Y
Y
Connection Diagram
Dual-In-Line Package
TL F 5883 鈥?1
Top View
Order Number MM54C48 or MM74C48
Segment Identification
Numerical Designations
and Resultant Displays
TL F 5883鈥?2
TL F 5883 鈥?3
C
1995 National Semiconductor Corporation
TL F 5883
RRD-B30M105 Printed in U S A