鈻?/div>
SYNCHRONOUS / ASYNCHRONOUS READ
鈥?Synchronous Burst Read mode: 54MHz
鈥?Asynchronous Page Read mode
鈥?Random Access: 85ns
SYNCHRONOUS BURST READ SUSPEND
PROGRAMMING TIME
鈥?10碌s typical Word program time using
Buffer Enhanced Factory Program
command
MEMORY ORGANIZATION
鈥?Multiple Bank Memory Array:
16 Mbit Banks for the 256 Mbit Memory
8 Mbit Banks for the 128 Mbit Memory
鈥?Parameter Blocks (at Top or Bottom)
COMMON FLASH INTERFACE (CFI)
100,000 PROGRAM/ERASE CYCLES per
BLOCK
DUAL OPERATIONS
鈥?program/erase in one Bank while read in
others
鈥?No delay between read and write
operations
SECURITY
鈥?64 bit unique device number
鈥?2112 bit user programmable OTP Cells
BLOCK LOCKING
鈥?All blocks locked at power-up
鈥?Any combination of blocks can be locked
with zero latency
鈥?WP
F
for Block Lock-Down
鈥?Absolute Write Protection with V
PPF
= V
SS
PSRAM
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
ACCESS TIME: 70ns
ASYNCHRONOUS PAGE READ
鈥?Page Size: 16 words
鈥?Subsequent read within page: 20ns
LOW POWER FEATURES
鈥?Temperature Compensated Refresh
(TCR)
鈥?Partial Array Refresh (PAR)
鈥?Deep Power-Down (DPD) Mode
SYNCHRONOUS BURST READ/WRITE
1/19
July 2005
This is preliminary information on a new product forseen to be developed. Details are subject to change without notice.
next