M36DR432AD
M36DR432BD
32 Mbit (2Mb x16, Dual Bank, Page) Flash Memory
and 4 Mbit (256Kb x16) SRAM, Multiple Memory Product
FEATURES SUMMARY
s
Multiple Memory Product
鈥?1 bank of 32 Mbit (2Mb x16) Flash Memory
鈥?1 bank of 4 Mbit (256Kb x16) SRAM
s
SUPPLY VOLTAGE
鈥?V
DDF
= V
DDS
=1.65V to 2.2V
鈥?V
PPF
= 12V for Fast Program (optional)
s
s
s
Figure 1. Package
ACCESS TIMES: 85ns, 100ns, 120ns
LOW POWER CONSUMPTION
ELECTRONIC SIGNATURE
鈥?Manufacturer Code: 0020h
鈥?Top Device Code, M36DR432AD: 00A0h
鈥?Bottom Device Code, M36DR432BD: 00A1h
FBGA
Stacked LFBGA66 (ZA)
12 x8mm
FLASH MEMORY
s
MEMORY BLOCKS
鈥?Dual Bank Memory Array: 4 Mbit, 28 Mbit
鈥?Parameter Blocks (Top or Bottom location)
s
PROGRAMMING TIME
鈥?10碌s by Word typical
鈥?Double Word Program Option
s
s
ERASE SUSPEND and RESUME MODES
100,000 PROGRAM/ERASE CYCLES per
BLOCK
20 YEARS DATA RETENTION
鈥?Defectivity below 1ppm/year
s
ASYNCHRONOUS PAGE MODE READ
鈥?Page Width: 4 Words
鈥?Page Access: 35ns
鈥?Random Access: 85ns, 100ns, 120ns
s
s
DUAL BANK OPERATIONS
鈥?Read within one Bank while Program or
Erase within the other
鈥?No delay between Read and Write operations
SRAM
s
4 Mbit (256Kb x16)
s
s
LOW V
DDS
DATA RETENTION: 1.0V
POWER DOWN FEATURES USING TWO
CHIP ENABLE INPUTS
s
BLOCK LOCKING
鈥?All blocks locked at Power up
鈥?Any combination of blocks can be locked
鈥?WPF for Block Lock-Down
s
COMMON FLASH INTERFACE (CFI)
鈥?64 bit Unique Device Identifier
鈥?64 bit User Programmable OTP Cells
February 2003
1/52