LXT3108
Octal T1/E1/J1 Long Haul/Short Haul Line Interface Unit
Datasheet
The Intel廬 LXT3108 is an octal 3.3V Long Haul/Short Haul (LH/SH) T1/E1/J1 Line interface
unit (LIU). This flexible LIU allows the design of T1/E1/J1 LH/SH multi-service cards with a
single design and one bill-of-material. The LXT3108 LIU can be configured on a per-port basis
through software. Intel鈥檚 proven design robustness makes the LXT3108 LIU the perfect device
for high-density T1/E1/J1 applications. To increase network reliability, Intel鈥檚 LXT3108
incorporates a DSP-based architecture with features such as Intel廬 Hitless Protection Switching
(Intel廬 HPS) and Intel廬 Pulse Template Matching (Intel廬 PTM). The DSP-based architecture is
less sensitive to power supply and temperature variations and allows the LIU to adapt to varying
line conditions. Intel廬 HPS allows the design of 1+1 redundant cards without the use of relays
as well as the ability to switch from one card to another without a loss of frame synchronization.
Intel廬 PTM software allows the transmitter to shape the output pulse to meet various board
conditions, without the need to change any external components.
Applications
s
s
s
s
Voice over packet gateways
Integrated Multi-service Access Platforms
(IMAPs)
Integrated Access Devices (IADs)
Inverse multiplexing for ATM (IMA)
s
s
s
s
Wireless base stations
Routers
Frame relay access devices
CSU/DSU equipment
Product Features
s
s
s
s
s
s
Intel廬 HPS for 1+1 protection without
relays
Intel廬 PTM software for pulse output
adjustment through software without
component or board change
Interfaces with IXF3208, Octal T1/E1/J1
Framer with Intel廬 On-Chip Performance
Report Messaging (Intel廬 On-Chip PRM)
T1 (100 Ohm), E1 (75 and 120 Ohm), J1
(110 Ohm) termination and LH/SH
selectable per port through software
without component change
Receiver sensitivity exceeds 36 dB @ 772
KHz and 43 dB @ 1024 KHz of cable
attenuation providing margin for board and
cable variations
3.3V power supply with 5V tolerant inputs
s
s
s
s
s
s
On chip Clock Adaptor (CLAD) that allows
one master clock for T1/E1/J1 applications
(1X, 2X, 4X or 8X T1 or E1 clock)
16 bit BPV/Excess Zero counters per port
B8ZS/HDB3 encoders and decoders, and
unipolar/bipolar I/O modes selectable per
port
Digital Jitter Attenuator (DJA) in either
receive or transmit path
Meets or exceeds specifications in ANSI
T1.102, T1.403 and T1.408; ITU I.431,
CTR12/13, G.703, G.736, G.775 and
G.823; ETSI 300-166 and 300-233; and
AT&T Pub 62411
Available in a 17x17mm 256 PBGA
(LXT3108 BE) or 28x28mm 208 QFP
(LXT3108 HE) package
LXT3108 鈥?Octal T1/E1/J1 Long Haul/Short Haul Line Interface Unit
Order Number:
249543-003
January 2002