LTC1403/LTC1403A
Serial 12-Bit/14-Bit, 2.8Msps
Sampling ADCs with Shutdown
FEATURES
s
s
s
s
s
s
s
s
s
s
DESCRIPTIO
2.8Msps Conversion Rate
Low Power Dissipation: 14mW
3V Single Supply Operation
2.5V Internal Bandgap Reference can be Overdriven
3-Wire Serial Interface
Sleep (10碌W) Shutdown Mode
Nap (3mW) Shutdown Mode
80dB Common Mode Rejection
0V to 2.5V Unipolar Input Range
Tiny 10-Lead MS Package
The LTC
廬
1403/LTC1403A are 12-bit/14-bit, 2.8Msps se-
rial ADCs with differential inputs. The devices draw only
4.7mA from a single 3V supply and come in a tiny 10-lead
MS package. A Sleep shutdown feature lowers power
consumption to 10碌W. The combination of speed, low
power and tiny package makes the LTC1403/LTC1403A
suitable for high speed, portable applications.
The 80dB common mode rejection allows users to elimi-
nate ground loops and common mode noise by measuring
signals differentially from the source.
The devices convert 0V to 2.5V unipolar inputs differen-
tially. The absolute voltage swing for +A
IN
and 鈥揂
IN
extends from ground to the supply voltage.
The serial interface sends out the conversion results
during the 16 clock cycles following CONV鈫?for compat-
ibility with standard serial interfaces. If two additional
clock cycles for acquisition time are allowed after the data
stream in between conversions, the full sampling rate of
2.8Msps can be achieved with a 50.4MHz clock.
, LTC and LT are registered trademarks of Linear Technology Corporation.
APPLICATIO S
s
s
s
s
s
Communications
Data Acquisition Systems
Uninterrupted Power Supplies
Multiphase Motor Control
Multiplexed Data Acquisition
BLOCK DIAGRA
10碌F
3V
LTC1403A
A
IN+
A
IN鈥?/div>
1
7
V
DD
THREE-
STATE
SERIAL
OUTPUT
PORT
14
+
S&H
14-BIT ADC
THD, 2nd, SFDR, 3rd (dB)
14-BIT LATCH
8
SDO
2
鈥?/div>
V
REF
2.5V
REFERENCE
3
10碌F
4
10
TIMING
LOGIC
9
6
11
EXPOSED PAD
CONV
GND
5
SCK
1403A TA01
鈥?04
0.1
U
2nd, 3rd and SFDR
vs Input Frequency
鈥?4
鈥?0
鈥?6
鈥?2
鈥?8
鈥?4
鈥?0
鈥?6
鈥?2
鈥?8
1
10
FREQUENCY (MHz)
100
1403A TA02
W
U
THD
2nd, SFDR
3rd
1403af
1
next