LM9628 Color CMOS Image Sensor VGA 30 FPS
ADVANCE INFORMATION
May 2002
LM9628 Color CMOS Image Sensor VGA 30 FPS
General Description
The LM9628 is a high performance, low power, 1/3鈥?VGA CMOS
Active Pixel Sensor capable of capturing color digital still or
motion images and converting them to a digital data stream.
In addition to the active pixel array, an on-chip 12 bit A/D conver-
tor, fixed pattern noise elimination circuits, a video gain and sep-
arate color gain amplifier are provided. Furthermore, an
integrated programmable smart timing and control circuit allows
the user maximum flexibility in adjusting integration time, active
window size, gain and frame rate. Various control, timing and
power modes are also provided.
The excellent linear dynamic range of the sensor can be
extended to above 100dB by programming a non linear
response curve that matches the response of the human eye.
Applications
f
f
f
f
f
Dual Mode Camera
Digital Still Camera
Security Cameras
Machine Vision
Automotive
Key Specifications
Array Format
Effective Image Area
Optical Format
Pixel Size
Video Outputs
Frame Rate
Dynamic Range
Electronic Shutter
FPN
PRMU
Sensitivity
Quantum Efficiency
Fill Factor
Color Mosaic
Package
Single Supply
Power Consumption
Operating Temp
Total:
664H x 504V
Active: 648H x 488 V
Total: 4.98 mm x 3.78 mm
Active: 4.86 mm x 3.66 mm
1/3鈥?/div>
7.5碌m x 7.5碌m
8,10 & 12 Bit Digital
30 frames per second
62dB in linear mode
110dB in non linear mode
Rolling reset
0.1%
1.5%
2.7 V/lux.s
27%
47%
Bayer pattern
48 CLCC
3.3 V +/-10%
120 mW
-40 to 85
o
C
Features
f
f
f
f
f
f
f
f
f
f
Video or snapshot operations
Programmable pixel clock, inter-frame and inter-line delays.
Programmable partial or full frame integration
Programmable gain and individual color gain adjustment
Horizontal & vertical sub-sampling (2:1 & 4:2)
Programmable digital video response curve
Windowing
External snapshot trigger & event synchronisation signals
Auto black level compensation
Flexible digital video read-out supporting programmable:
- polarity for synchronisation and pixel clock signals
- leading edge adjustment for horizontal synchronization
f
Programmable via 2 wire I
2
C compatible serial interface
f
Power on reset & power down mode
Overall Chip Block Diagram
Bad Pixel
Detect & Correct
Horizontal Shift
Register
Column CDS
Black Level
C ompensation
oe
Digital Video
Framer
d[11:0]
pclk
hsync
vsync
R
AMP
G
B
Row Address
Decoder
APS Array
POR
Reset
Gen
Row Address
Gen
Vertical
Timing
mux
12 Bit A/D
Horizontal
Timing
Gain
Control
Register Bank
I
2
Compatible
C
Serial I/F
sda
sclk
sadr
Clock Gen
Controller
(sequencer)
Master Timer
Power
Control
reset mclk
extsync
snapshot
pdwn
www.national.com
漏
2002 National Semiconductor Corporation
1
2
