TECHNICAL DATA
KK74LV374
Octal D-type transparent latch;
3-state
The
KK74LV374
is a low-voltage Si-gate CMOS devise and is pin and
function compatible with 74HCT374.
The
KK74LV374
is an octal D-type transparent latch featuring
separate D-type inputs for each latch and 3-state outputs for bus oriented
applications. A latch enable (LE) input and an output enable (OE) input
are common to all internal latches.
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 1.2 to 3.6 V
Low Input Current: 1.0
碌A(chǔ)
High Noise Immunity Characteristic of CMOS Devices
ORDERING INFORMATION
KK74LV374N
Plastic
KK74LV374DW
SOIC
T
A
= -40擄 to 125擄 C for all packages
LOGIC DIAGRAM
PIN ASSIGNMENT
OE
01
20
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
CP
03
04
07
08
13
14
17
18
11
02
05
06
09
12
15
16
19
V
CC
Q
0
Q
1
Q
2
Q
3
Q
4
Q
5
Q
6
Q
7
Q
0
02
D
0
03
D
1
04
19
Q
7
D
7
D
6
Q
6
Q
5
D
5
D
4
Q
4
CP
18
17
Q
1
05
16
374
15
14
Q
2
06
D
2
07
D
3
08
Q
3
09
GND
10
13
12
11
OE
01
FUNCTION TABLE
PIN 20=V
CC
PIN 10 = GND
Inputs
OE
L
L
L
L, H,
Output
Dn
H
L
CP
Qn
H
L
X
X
Q
0
Z
H
X
X = Don鈥檛 care
Z = High impedance OFF-state
L = Low voltage level
H= HIGH voltage level
1
next