音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

JM38510/37201BEA Datasheet

  • JM38510/37201BEA

  • HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

  • 17頁(yè)

  • TI

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B
SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SDAS207E - APRIL 1982 - REVISED MAY 2002
D
D
D
鈥橝LS174
and
鈥橝S174
Contain Six Flip-Flops
With Single-Rail Outputs
鈥橝LS175
and 鈥橝S175B Contain Four
Flip-Flops With Double-Rail Outputs
Buffered Clock and Direct-Clear Inputs
D
D
Applications Include:
鈥?Buffer/Storage Registers
鈥?Shift Registers
鈥?Pattern Generators
Fully Buffered Outputs for Maximum
Isolation From External Disturbances
(鈥橝S Only)
SN54ALS174 . . . J OR W PACKAGE
SN54AS174 . . . J PACKAGE
SN74ALS174, SN74AS174 . . . D , N, OR NS PACKAGE
(TOP VIEW)
SN54ALS175 . . . J OR W PACKAGE
SN54AS175B . . . J PACKAGE
SN74ALS175, SN74AS175B . . . D, N, OR NS PACKAGE
(TOP VIEW)
CLR
1Q
1D
2D
2Q
3D
3Q
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
6Q
6D
5D
5Q
4D
4Q
CLK
CLR
1Q
1Q
1D
2D
2Q
2Q
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
4Q
4Q
4D
3D
3Q
3Q
CLK
SN54ALS174, SN54AS174 . . . FK PACKAGE
(TOP VIEW)
SN54ALS175 . . . FK PACKAGE
(TOP VIEW)
1Q
CLR
NC
V
CC
6Q
1D
2D
NC
2Q
3D
4
5
6
7
8
3 2 1 20 19
18
17
16
15
14
9 10 11 12 13
6D
5D
NC
5Q
4D
1Q
1D
NC
2D
2Q
4
5
6
7
8
3 2 1 20 19
18
17
16
15
14
9 10 11 12 13
1Q
CLR
NC
V
CC
4Q
4Q
4D
NC
3D
3Q
3Q
GND
NC
CLK
4Q
NC 鈥?No internal connection
description
These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a
direct-clear (CLR) input. The 鈥橝LS175 and 鈥橝S175B feature complementary outputs from each flip-flop.
Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the
positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly
related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low
level, the D-input signal has no effect at the output.
These circuits are fully compatible for use with most TTL circuits.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright
錚?/div>
2002, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
鈥?/div>
DALLAS, TEXAS 75265
2Q
GND
NC
CLK
3Q
1

JM38510/37201BEA 產(chǎn)品屬性

  • 0現(xiàn)貨2,310Factory

  • 在售

  • *

  • 管件

  • 在售

  • -

  • -

  • -

  • -

  • -

  • -

  • -

  • -

  • -

  • -

  • -

  • -

  • -

  • -

  • -

  • -

JM38510/37201BEA相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！