TECHNICAL DATA
IW4019B
Quad AND/OR Select Gate
High-Voltage Silicon-Gate CMOS
The IW4019B types consist of four AND/OR select gate
configurations, each consisting of two 2-input AND gates driving a single
2-input gate. Selection is accomplished by control bits S
a
and S
b
.In
addition to selection of either channel A or channel B information, the
control bits can be applied simultaneously to accomplish the logical A + B
function
鈥?/div>
Operating Voltage Range: 3.0 to 18 V
鈥?/div>
Maximum input current of 1
碌A
at 18 V over full package-temperature
range; 100 nA at 18 V and 25擄C
鈥?/div>
Noise margin (over full package temperature range):
1.0 V min @ 5.0 V supply
2.0 V min @ 10.0 V supply
2.5 V min @ 15.0 V supply
ORDERING INFORMATION
IW4019BN Plastic
IW4019BDW SOIC
T
A
= -55擄 to 125擄 C for all packages
LOGIC DIAGRAM
PIN ASSIGNMENT
FUNCTION TABLE
Inputs
S
a
H
H
L
L
L
H
H
PIN 16 =V
CC
PIN 8 = GND
H
H
S
b
L
L
H
H
L
H
H
H
H
A
H
L
X
X
X
L
L
H
H
B
X
X
H
L
X
L
H
L
H
Outputs
Y
H
L
H
L
L
L
H
H
H
1
next