鈥?/div>
Low power consumption
Wide common-mode and differential voltage range
Low input bias and offset currents
Low noise e
n
=18 nV/鈭欻z (typ)
Output short-circuit protection
High input impedance J-FET input stage
Low harmonic distortion: 0.01% (typ)
Internal frequency compensation
Latch up free operation
High slew rate: 13 V/渭s (typ)
IL072
ORDERING INFORMATION
IL072N Plastic
IL072D SOIC
T
A
= -40擄 to 85擄 C for package
Pin Connections
(top view)
1
2
3
4
5
6
7
8
-
-
-
-
-
-
-
-
Output 1
Inverting input 1
Non-inverting input 1
V
CC
-
Non-inverting input 2
Inverting input 2
Output 2
V
CC
+