音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

IDTCSPT857DPAI Datasheet

  • IDTCSPT857DPAI

  • 2.5V - 2.6V PHASE LOCKED LOOP DIFFERENTIAL 1:10 SDRAM CLOCK...

  • 138.87KB

  • 15頁(yè)

  • IDT

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

IDTCSPT857D
2.5V - 2.6V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
2.5V - 2.6V PHASE LOCKED
LOOP DIFFERENTIAL 1:10
SDRAM CLOCK DRIVER
FEATURES:
DESCRIPTION:
IDTCSPT857D
鈥?1 to 10 differential clock distribution
鈥?Optimized for clock distribution in DDR (Double Data Rate)
SDRAM applications requiring improved output crosspoint
voltage
鈥?Operating frequency: 60MHz to 220MHz
鈥?Very low skew:
鈥?<100ps for PC1600 - PC2700
鈥?<75ps for PC3200
鈥?Very low jitter:
鈥?<75ps for PC1600 - PC2700
鈥?<50ps for PC3200
鈥?2.5V AV
DD
and 2.5V V
DDQ
for PC1600-PC2700
鈥?2.6V AV
DD
and 2.6V V
DDQ
for PC3200
鈥?CMOS control signal input
鈥?Test mode enables buffers while disabling PLL
鈥?Low current power-down mode
鈥?Tolerant of Spread Spectrum input clock
鈥?Available in 48-pin TSSOP and TVSOP, 40-pin VFQFPN, and 56-
pin VFBGA packages
The CSPT857D is a PLL based clock driver that acts as a zero delay buffer
to distribute one differential clock input pair(CLK,
CLK
) to 10 differential output
pairs (Y
[0:9]
, Y
[0:9]
) and one differential pair of feedback clock output (FBOUT,
FBOUT).
External feedback pins (FBIN,
FBIN)
for synchronization of the
outputs to the input reference is provided. A CMOS Enable/Disable pin is
available for low power disable. When the input frequency falls below
approximately 20MHz, the device will enter power down mode. In this mode,
the receivers are disabled, the PLL is turned off, and the output clock drivers
are tristated, resulting in a current consumption of less than 200碌A(chǔ).
The CSPT857D requires no external components and has been optimised
for very low I/O phase error, skew, and jitter, while maintaining frequency and
duty cycle over the operating voltage and temperature range. The CSPT857D,
designed for use in both module assemblies and system motherboard based
solutions, provides an optimum high-performance clock source.
The CSPT857D is available in Commercial Temperature Range (0擄C to
+70擄C) and Industrial Temperature Range (-40擄C to +85擄C). See Ordering
Information for details.
APPLICATIONS:
鈥?Meets or exceeds JEDEC standard JESD 82-1A for registered
DDR clock driver
鈥?Meets proposed DDR1-400 specification
鈥?For all DDR1 speeds: PC1600 (DDR200), PC2100 (DDR266),
PC2700 (DDR333), PC3200 (DDR400)
鈥?Along with SSTV16857, SSTVF16857, SSTV16859, SSTVM16859,
SSTVF16859, SSTVN16859, DDR1 register, provides complete
solution for DDR1 DIMMs
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
c
2003
Integrated Device Technology, Inc.
OCTOBER 2003
DSC-6835/3

IDTCSPT857DPAI相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門(mén)IC型號(hào)推薦

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買(mǎi)家服務(wù):
賣(mài)家服務(wù):
技術(shù)客服:

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào),
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn),您的參與是維庫(kù)提升服務(wù)的動(dòng)力!意見(jiàn)一經(jīng)采納,將有感恩紅包奉上哦!