音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

IDT54FCT833ALB Datasheet

  • IDT54FCT833ALB

  • FAST CMOS PARITY BUS TRANSCEIVER

  • 8頁(yè)

  • IDT

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

廬
FAST CMOS
PARITY BUS
TRANSCEIVER
DESCRIPTION:
IDT54/74FCT833A
IDT54/74FCT833B
Integrated Device Technology, Inc.
FEATURES:
鈥?Equivalent to AMD鈥檚 Am29833 bipolar parity bus
transceiver in pinout/function, speed and output drive
over full temperature and voltage supply extremes
鈥?High-speed bidirectional bus transceiver for processor-
organized devices
鈥?IDT54/74FCT833A equivalent to Am29833A speed and
output drive
鈥?IDT54/74FCT833B 30% faster than Am29833A
鈥?Buffered direction and three-state controls
鈥?Error flag with open-drain output
鈥?I
OL
= 48mA (commercial) and 32mA (military)
鈥?TTL input and output level compatible
鈥?CMOS output level compatible
鈥?Substantially lower input current levels than AMD鈥檚
bipolar Am29800 series (5碌A(chǔ) max.)
鈥?Available in plastic DIP, CERDIP, LCC and SOIC
鈥?Product available in Radiation Tolerant and Radiation
Enhanced versions
鈥?Military product compliant to MIL-STD-883, Class B
The IDT54/74FCT833s are high-performance bus
transceivers designed for two-way communications. They
each contain an 8-bit data path from the R (port) to the T (port),
an 8-bit data path from the T (port) to the R (port), and a 9-bit
parity checker/generator. The error flag can be clocked and
stored in a register and read at the
ERR
output. The clear
(
CLR
) input is used to clear the error flag register.
The output enables
OE
T
and
OE
R
are used to force the
port outputs to the high-impedance state so that the device
can drive bus lines directly. In addition,
OE
R
and
OE
T
can be
used to force a parity error by enabling both lines
simultaneously. This transmission of inverted parity gives the
designer more system diagnostic capability. The devices are
specified at 48mA and 32mA output sink current over the
commercial and military temperature ranges, respectively.
FUNCTIONAL BLOCK DIAGRAM
R
I
8
8
T
I
PARITY
OE
T
OE
R
8
8
S
MUX
9
9-BIT
PARITY TREE
D
P
CLK
CP
CLR
2557 drw 01
Q
Q
ERR
CLR
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
漏1992
Integrated Device Technology, Inc.
MAY 1992
DSC-4621/2
7.21
1

IDT54FCT833ALB相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！