鈥?/div>
Std., A, and C speed grades
Low input and output leakage
鈮?碌A(chǔ)
(max.)
CMOS power levels
True TTL input and output compatibility
鈥?V
OH
= 3.3V (typ.)
鈥?V
OL
= 0.3V (typ.)
High drive outputs (-15mA I
OH
, 48mA I
OL
)
Meets or exceeds JEDEC standard 18 specifications
Product available in Radiation Tolerant and Radiation
Enhanced versions
Military product compliant to MIL-STD-883, Class B
and DESC listed (dual marked)
Available in DIP, SOIC, QSOP, CERPACK and LCC
packages
DESCRIPTION:
The IDT54/74FCT273T/AT/CT are octal D flip-flops built
using an advanced dual metal CMOS technology. The IDT54/
74FCT273T/AT/CT have eight edge-triggered D-type flip-
flops with individual D inputs and O outputs. The common
buffered Clock (CP) and Master Reset ( ) inputs load and
reset (clear) all flip-flops simultaneously.
The register is fully edge-triggered. The state of each D
input, one set-up time before the LOW-to-HIGH clock
transition, is transferred to the corresponding flip-flop鈥檚 O
output.
All outputs will be forced LOW independently of Clock or
Data inputs by a LOW voltage level on the
input. The
device is useful for applications where the true output only is
required and the Clock and Master Reset are common to all
storage elements.
MR
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
MR
FUNCTIONAL BLOCK DIAGRAM
D
0
CP
D
CP
R
D
MR
O
0
O
1
O
2
O
3
O
4
O
5
O
6
O
7
2568 drw 03
D
1
D
2
D
3
D
4
D
5
D
6
D
7
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
PIN CONFIGURATIONS
D
0
3
D
1
O
1
O
2
D
2
D
3
4
5
6
7
8
9 10 11 12 13
2568 drw 01
MR
O
0
D
0
D
1
O
1
O
2
D
2
D
3
O
3
GND
2
3
4
5
6
7
8
9
10
19
P20-1
D20-1
SO20-2
SO20-8
&
E20-1
18
17
16
15
14
13
12
11
O
7
D
7
D
6
O
6
O
5
D
5
D
4
O
4
CP
2
1
20 19
18
17
L20-2
16
15
14
D
7
D
6
O
6
O
5
D
5
O
0
1
20
V
CC
O
3
GND
CP
O
4
D
4
MR
V
CC
O
7
INDEX
2568 drw 02
DIP/SOIC/QSOP/CERPACK
TOP VIEW
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
LCC
TOP VIEW
MILITARY AND COMMERCIAL TEMPERATURE RANGES
漏1995
Integrated Device Technology, Inc.
APRIL 1995
DSC-4209/3
6.10
1
IDT54FCT273TSO相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
IDT
-
英文版
PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
IDT [Integ...
-
英文版
PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK?
IDT
-
英文版
PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
IDT
-
英文版
PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK
IDT [Integ...
-
英文版
2.5V SINGLE DATA RATE 1:5 CLOCK BUFFER TERABUFFER
IDT
-
英文版
2.5V SINGLE DATA RATE 1:5 CLOCK BUFFER TERABUFFER
IDT [Integ...
-
英文版
2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER
IDT
-
英文版
2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER
IDT [Integ...
-
英文版
2.5V DIFFERENTIAL 1:5 CLOCK BUFFER TERABUFFER
IDT
-
英文版
2.5V DIFFERENTIAL 1:5 CLOCK BUFFER TERABUFFER
IDT [Integ...
-
英文版
PRECISION CLOCK GENERATOR OC-48 APPLICATIONS
IDT
-
英文版
PRECISION CLOCK GENERATOR OC-48 APPLICATIONS
IDT [Integ...
-
英文版
PRECISION CLOCK GENERATOR OC-192 APPLICATIONS
IDT
-
英文版
PRECISION CLOCK GENERATOR OC-192 APPLICATIONS
IDT [Integ...
-
英文版
1:4 CLOCK BUFFER
IDT [Integrated...
-
英文版
PROGRAMMABLE CLOCK GENERATOR
-
英文版
PROGRAMMABLE CLOCK GENERATOR
IDT [Integ...
-
英文版
SINGLE OUTPUT CLOCK GENERATOR
IDT
-
英文版
SINGLE OUTPUT CLOCK GENERATOR
IDT [Integ...
1
2
3
4
5
6
7
