the device operates in transparent mode when LEAB is HIGH.
鈮?/div>
1碌A(chǔ) (max.)
When LEAB is LOW, the A data is latched if CLKAB is held at
鈥?ESD > 2000V per MIL-STD-883, Method 3015;
a HIGH or LOW logic level. If LEAB is LOW, the A bus data
> 200V using machine model (C = 200pF, R = 0)
is stored in the latch/flip-flop on the LOW-to-HIGH transition of
鈥?Packages include 25 mil pitch SSOP, 19.6 mil pitch
TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch Cerpack CLKAB. OEAB is the output enable for the B port. Data flow
from the B port to the A port is similar but requires using
OEBA
,
鈥?Extended commercial range of -40擄C to +85擄C
LEBA and CLKBA. Flow-through organization of signal pins
鈥?Features for FCT16501AT/CT/ET:
simplifies layout. All inputs are designed with hysteresis for
鈥?High drive outputs (-32mA I
OH
, 64mA I
OL
)
improved noise margin.
鈥?Power off disable outputs permit 鈥渓ive insertion鈥?/div>
The FCT16501AT/CT/ET are ideally suited for driving
鈥?Typical V
OLP
(Output Ground Bounce) < 1.0V at
high-capacitance loads and low-impedance backplanes. The
V
CC
= 5V, T
A
= 25擄C
output buffers are designed with power off disable capability
鈥?Features for FCT162501AT/CT/ET:
to allow "live insertion" of boards when used as backplane
鈥?Balanced Output Drivers:
鹵24mA
(commercial),
drivers.
鹵16mA
(military)
The FCT162501AT/CT/ET have balanced output drive
鈥?Reduced system switching noise
with current limiting resistors. This offers low ground bounce,
鈥?Typical V
OLP
(Output Ground Bounce) < 0.6V at
minimal undershoot, and controlled output fall times鈥搑educing
V
CC
= 5V,T
A
= 25擄C
the need for external series terminating resistors. The
鈥?Features for FCT162H501AT/CT/ET:
FCT162501AT/CT/ET are plug-in replacements for the
鈥?Bus Hold retains last active bus state during 3-state
FCT16501AT/CT/ET and ABT16501 for on-board bus inter-
鈥?Eliminates the need for external pull up resistors
face applications.
The FCT162H501AT/CT/ET have "Bus Hold" which re-
DESCRIPTION:
tains the input's last state whenever the input goes to high
The FCT16501AT/CT/ET and FCT162501AT/CT/ET 18- impedance. This prevents "floating" inputs and eliminates the
bit registered transceivers are built using advanced dual metal need for pull-up/down resistors.
FEATURES:
FUNCTIONAL BLOCK DIAGRAM
OEAB
CLKBA
LEBA
OEBA
CLKAB
LEAB
C
A
1
D
C
B
1
D
C
D
C
D
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
TO 17 OTHER CHANNELS
2547 drw 01
MILITARY AND COMMERCIAL TEMPERATURE RANGES
漏1996
Integrated Device Technology, Inc.
AUGUST 1996
DSC-2547/8
5.10
1
1
2
3
4
5
6
7
8
9
