鈥?/div>
The IDT54/74FCT161T/163T, IDT54/74FCT161AT/ 163AT
and IDT54/74FCT161CT/163CT are high-speed synchro-
nous modulo-16 binary counters built using an advanced dual
metal CMOS technology. They are synchronously preset-
table for application in programmable dividers and have two
types of count enable inputs plus a terminal count output for
versatility in forming synchronous multi-stage counters. The
IDT54/74FCT161T/AT/CT have asynchronous Master Reset
inputs that override all other inputs and force the outputs LOW.
The IDT54/74FCT163T/AT/CT have Synchronous Reset in-
puts that override counting and parallel loading and allow the
outputs to be simultaneously reset on the rising edge of the
clock.
FUNCTIONAL BLOCK DIAGRAMS
P
0
PE
'161 '163
CEP
CET
163
ONLY
TC
P
1
P
2
P
3
CP
CP
161
ONLY
CP
D CP D
C
D
Q Q
Q
0
Q
0
DETAIL A
MR ('161)
SR ('163)
Q
0
Q
1
Q
2
Q
3
2611 drw 01
DETAIL
A
DETAIL
A
DETAIL
A
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
漏1995
Integrated Device Technology, Inc.
OCTOBER 1994
DSC-4219/4
6.7
1