Integrated
Circuit
Systems, Inc.
ICS93732
Low Cost DDR Phase Lock Loop Zero Delay Buffer
Recommended Application:
DDR Zero Delay Clock Buffer
Product Description/Features:
鈥?Low skew, low jitter PLL clock driver
鈥?Max frequency supported = 266MHz (DDR 533)
鈥?I
2
C for functional and output control
鈥?Feedback pins for input to output synchronization
鈥?Spread Spectrum tolerant inputs
鈥?3.3V tolerant CLK_INT input
Switching Characteristics:
鈥?CYCLE - CYCLE jitter (66MHz): <120ps
鈥?CYCLE - CYCLE jitter (>100MHz): <65ps
鈥?CYCLE - CYCLE jitter (>200MHz): <75ps
鈥?OUTPUT - OUTPUT skew: <100ps
鈥?DUTY CYCLE: 49.5% - 50.5%
Pin Configuration
DDRC0
DDRT0
VDD
DDRT1
DDRC1
GND
SCLK
CLK_INT
N/C
VDDA
GND
VDD
DDRT2
DDRC2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
GND
DDRC5
DDRT5
DDRC4
DDRT4
VDD
SDATA
N/C
FB_INT
FB_OUT
N/C
DDRT3
DDRC3
GND
28-Pin 209mil SSOP
28-Pin 173mil TSSOP
Block Diagram
FB_OUTT
Functionality
INPUTS
2.5V
(nom)
2.5V
(nom)
OUTPUTS
AVDD CLK_INT CLKT CLKC FB_OUTT
PLL State
on
on
SCLK
SDA
SDATA
Control
Logic
DDRT0
DDRC0
DDRT1
DDRC1
DDRT2
DDRC2
DDRT3
L
H
L
H
ICS93732
H
L
L
H
FB_INT
PLL
CLK_INT
DDRC3
DDRT4
DDRC4
DDRT5
DDRC5
0578H鈥?2/19/04