Integrated
Circuit
Systems, Inc.
ICS9159-13
Frequency Generator and Integrated Buffer for PENTIUM聶
The
ICS9159-13
generates all clocks required for high
speed RISC or CISC microprocessor systems such as 486,
Pentium, PowerPC,鈩?etc. Four different reference frequency
multiplying factors are externally selectable with smooth
frequency transitions. A test mode is provided to drive all
clocks directly.
High drive BCLK outputs provide typically greater than
1V/ns slew rate into 30pF loads. PCLK outputs provide
typically better than 1V/ns slew rate into 20pF loads while
maintaining 50鹵5% duty cycle.
General Description
聲
聲
聲
聲
聲
聲
Features
Generates up to six processor and six bus clocks, plus
two reference clocks
Synchronous clocks skew matched to 250ps window
on PCLKs and 500ps window on BCLKs
Processor and bus clocks synchronized to each other,
PCLK to BCLK skew window 600ps max
Test clock mode eases system design
3.0V - 5.5V supply range
28-pin SOIC package
Block Diagram
Pin Cnfiguration
28-Pin SOIC
Functionality
OEN
1
1
1
1
0
FS1
0
0
1
1
X
FS0
0
1
0
1
X
PCLK
50MHz
66.6 MHz
60 MHz
TCLK/2
Tristate
BCLK
25 MHz
33.3 MHz
30 MHz
TCLK/4
Tristate
REF
14.318 MHz
14.318 MHz
14.318 MHz
TCLK
Tristate
Pentium is a trademark of Intel Corporation.
PowerPC is a trademark of Motorola Corporation.
9159-13 Rev B 060497
ICS reserves the right to make changes in the device data identified in this publication
without further notice. ICS advises its customers to obtain the latest version of all
device data to verify that any information being relied upon by the customer is current
and accurate.