Integrated
Circuit
Systems, Inc.
ICS91309
High Performance Communication Buffer
General Description
The
ICS91309
is a high performance, low skew, low jitter
zero delay buffer. It uses a phase lock loop (PLL)
technology to align, in both phase and frequency, the REF
input with the CLKOUT signal. It is designed to distribute
high speed clocks in communication systems operating
at speeds from 10 to 133 MHz.
The
ICS91309
provides synchronization between the
input and output. The synchronization is established via
CLKOUT feed back to the input of the PLL. Since the skew
between the input and output is less than +/- 350 pS, the
part acts as a zero delay buffer.
ICS91309
has two banks of four outputs controlled by two
address lines. Depending on the selected address line,
bank B or both banks can be put in a tri-state mode. In this
mode, the PLL is still running and only the output buffers
are put in a high impedance mode. The test mode shuts
off the PLL and connects the input directly to the output
buffers (see table below for functionality).
ICS91309
comes in a 16-pin 150 mil SOIC, SSOP or
4.40mm TSSOP package. In the absence of REF input,
the device will enter a powerdown mode. In this mode, the
PLL is turned off and the output buffers are pulled low.
Power down mode provides the lowest power consumption
for a standby condition.
Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Zero input - output delay
Frequency range 10 - 133 MHz (3.3V)
5V tolerant input REF
High loop filter bandwidth ideal for Spread Spectrum
applications.
Less than 125 ps cycle to cycle Jitter
Skew controlled outputs
Available in 16 pin, 150 mil SSOP, SOIC & 4.40mm
TSSOP packages
Skew: Group-to-Group: <215 ps
Skew within Group: <100 ps
Commercial temperature range: 0擄C to +70擄C
Pin Configuration
REF
CLKA1
CLKA2
VDD
GND
CLKB1
CLKB2
FS2
1
2
16
15
CLKOUT
CLKA4
CLKA3
VDD
GND
CLKB4
CLKB3
FS1
4
5
6
7
8
ICS91309
3
14
13
12
11
10
9
Block Diagram
16 pin SSOP, SOIC & TSSOP
Functionality
FS2 FS1 CLKA(1:4) CLKB(1:4) CLKOUT
0
0
1
1
0
1
0
1
Tristate
Driven
PLL
Bypass
Mode
Driven
Tristate
Tristate
PLL Bypass
Mode
Driven
Driven
Driven
PLL
Bypass
Mode
Driven
Ouput
PLL
Source Shutdown
PLL
N
PLL
N
REF
PLL
Y
N
0093G鈥?2/11/04
ICS91309相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠(chǎng)商
下載
-
英文版
32 KhZ Motherboard Frequency Generator
ICS
-
英文版
32 KhZ Motherboard Frequency Generator
ICST [Inte...
-
英文版
High Frequency System Clock Generator
ICS
-
英文版
High Frequency System Clock Generator
ICST [Integrate...
-
英文版
Rambus XDR Clock Generator
ICST [Integrate...
-
英文版
Direct Rambus Clock Generator Lite
ICS
-
英文版
Direct Rambus Clock Generator Lite
ICST [Integrate...
-
英文版
133MHz Clock Generator and Integrated Buffer for PowerPC⑩
ICS
-
英文版
133MHz Clock Generator and Integrated Buffer for PowerPC??
ICST [Integrate...
-
英文版
133MHz Clock Generator and Integrated Buffer for PowerPC⑩
ICS
-
英文版
133MHz Clock Generator and Integrated Buffer for PowerPC??
ICST [Integrate...
-
英文版
Dual Voltage Video/Memory Clock Generator
ICS
-
英文版
Dual Voltage Video/Memory Clock Generator
ICST [Inte...
-
英文版
Analog IC
ETC
-
英文版
Analog IC
ETC
-
英文版
High Performance Communication Buffer
ICS
-
英文版
High Performance Communication Buffer
ICST [Inte...
-
英文版
High performance Communication Buffer
ICS
-
英文版
High performance Communication Buffer
ICST [Inte...
-
英文版
32 kHz Motherboard Frequency Generator
ICS
1
2
3
4
5
6
7
8
9
