Integrated
Circuit
Systems, Inc.
ICS9112-17
Low Skew Output Buffer
General Description
The
ICS9112-17
is a high performance, low skew, low jitter
zero delay buffer. It uses a phase lock loop (PLL) technology
to align, in both phase and frequency, the REF input with the
CLKOUT signal. It is designed to distribute high speed
clocks in PC systems operating at speeds from 25 to
133 MHz.
ICS9112-17
is a zero delay buffer that provides
synchronization between the input and output. The
synchronization is established via CLKOUT feed back to the
input of the PLL. Since the skew between the input and
output is less than +/- 350 pS, the part acts as a zero delay
buffer.
The
ICS9112-17
has two banks of four outputs controlled by
two address lines. Depending on the selected address line,
bank B or both banks can be put in a tri-state mode. In this
mode, the PLL is still running and only the output buffers are
put in a high impedance mode. The test mode shuts off the
PLL and connects the input directly to the output buffers (see
table below for functionality).
The
ICS9112-17
comes in a sixteen pin 150 mil SOIC or 16
pin SSOP package. In the absence of REF input, will be in the
power down mode. In this mode, the PLL is turned off and the
output buffers are pulled low. Power down mode provides
the lowest power consumption for a standby condition.
Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Zero input - output delay
Frequency range 25 - 133 MHz (3.3V)
High loop filter bandwidth ideal for Spread Spectrum
applications.
Less than 200 ps cycle to cycle Jitter
Skew controlled outputs
Skew less than 250 ps between outputs
Available in 16 pin, 150 mil SSOP & SOIC package
Pin Configuration
Block Diagram
16 pin SSOP & SOIC
Functionality
FS2
0
0
1
1
FS1
0
1
0
1
CLKA
(1, 4)
Tristate
Driven
PLL
Bypass
Mode
Driven
CLKB
(1, 4)
Tristate
Tristate
PLL
Bypass
Mode
Driven
CLKOUT
Driven
Driven
PLL
Bypass
Mode
Driven
Output
Source
PLL
PLL
REF
PLL
PLL
Shutdown
N
N
Y
N
9112-17 Rev G 10/20/00
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any
information being relied upon by the customer is current and accurate.
ICS9112YM-17-T相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
32 KhZ Motherboard Frequency Generator
ICS
-
英文版
32 KhZ Motherboard Frequency Generator
ICST [Inte...
-
英文版
High Frequency System Clock Generator
ICS
-
英文版
High Frequency System Clock Generator
ICST [Integrate...
-
英文版
Rambus XDR Clock Generator
ICST [Integrate...
-
英文版
Direct Rambus Clock Generator Lite
ICS
-
英文版
Direct Rambus Clock Generator Lite
ICST [Integrate...
-
英文版
133MHz Clock Generator and Integrated Buffer for PowerPC⑩
ICS
-
英文版
133MHz Clock Generator and Integrated Buffer for PowerPC??
ICST [Integrate...
-
英文版
133MHz Clock Generator and Integrated Buffer for PowerPC⑩
ICS
-
英文版
133MHz Clock Generator and Integrated Buffer for PowerPC??
ICST [Integrate...
-
英文版
Dual Voltage Video/Memory Clock Generator
ICS
-
英文版
Dual Voltage Video/Memory Clock Generator
ICST [Inte...
-
英文版
Analog IC
ETC
-
英文版
Analog IC
ETC
-
英文版
High Performance Communication Buffer
ICS
-
英文版
High Performance Communication Buffer
ICST [Inte...
-
英文版
High performance Communication Buffer
ICS
-
英文版
High performance Communication Buffer
ICST [Inte...
-
英文版
32 kHz Motherboard Frequency Generator
ICS
1
2
3
4
5
6
7
8
