鈥?/div>
Generates one or two 106.25 MHz clocks from a 17
MHz crystal
Less than 60ps one sigma jitter
Less than 鹵200ps absolute jitter
Output skew less than 鹵100ps on two channel
version (-22)
Rise/fall times less than 4ns driving 15pF
On-chip loop filter components
5.5V supply range
8-pin, 150-mil SOIC package
Applications
鈥?/div>
Specifically designed to support the high-speed
clocking requirements of fibre channel systems
Block Diagram
9107-21 /22 Rev C 9/14/99
PRODUCT PREVIEW documents contain information on new
products in the sampling or preproduction phase of development.
Characteristic data and other specifications are subject to change
without notice.
next