HiPerClockS鈩?/div>
Buffer and a member of the HiPerClockS鈩?family
of High Performance Clock Solutions from ICS.
With output frequencies up to 150MHz, the
ICS87931I is targeted for high performance clock applications.
Along with a fully integrated PLL, the ICS87931I contains fre-
quency configurable outputs and an external feedback input for
regenerating clocks with 鈥渮ero delay鈥?
,&6
Selectable clock inputs, CLK1 and differential CLK0, nCLK0
support redundant clock applications. The CLK_SEL input de-
termines which reference clock is used. The output divider val-
ues of Bank A, B and C are controlled by the DIV_SELA,
DIV_SELB and DIV_SELC, respectively.
For test and system debug purposes, the PLL_SEL input al-
lows the PLL to be bypassed. When LOW, the nMR input re-
sets the internal dividers and forces the outputs to the high im-
pedance state.
The effective fanout of the ICS87931I can be increased to 12
by utilizing the ability of each output to drive two series termi-
nated transmission lines.
P
IN
A
SSIGNMENT
DIV_SELC
DIV_SELB
DIV_SELA
GND
V
DDO
QA0
QA1
nc
32 31 30 29 28 27 26 25
nc
V
DDA
POWER_DN
CLK1
nMR
CLK0
nCLK0
GND
1
2
3
4
5
6
7
8
24
23
GND
QB0
QB1
V
DDO
EXTFB_SEL
CLK_SEL
PLL_SEL
nc
ICS87931I
32-Lead LQFP
7mm x 7mm x 1.4mm
package body
Y package
Top View
9 10 11 12 13 14 15 16
nc
CLK_EN0
CLK_EN1
EXT_FB
V
DDO
QC0
QC1
GND
22
21
20
19
18
17
B
LOCK
D
IAGRAM
POWER_DN
Pullup
PLL_SEL
Pullup
CLK_SEL
Pulldown
CLK1
Pullup
CLK0
Pullup
1
0
PHASE
DETECTOR
LPF
1
0
梅8
VCO
0
0
1
梅2
1
QA1
梅2/梅4
QB0
QB1
梅2/梅4
QA0
nCLK0
None
EXTFB_SEL
EXT_FB
Pulldown
Pullup
DIV_SELA
Pulldown
DIV_SELB
Pulldown
CLK_EN0
Pullup
CLK_EN1
Pullup
DIV_SELC
Pulldown
nMR
Pullup
POWER-ON RESET
梅4/梅6
DISABLE
LOGIC
QC0
QC1
87931BYI
www.icst.com/products/hiperclocks.html
1
REV. A JUNE 23, 2003