HiPerClockS鈩?/div>
member of the HiPerClockS鈩?family of High
Performance Clock Solutions from ICS. The
ICS8735-01 has a fully integrated PLL and can
be configured as zero delay buffer, multiplier or divider, and
has an output frequency range of 31.25MHz to 700MHz. The
reference divider, feedback divider and output divider are each
programmable, thereby allowing for the following output-to-
input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8. The
external feedback allows the device to achieve 鈥渮ero delay鈥?/div>
between the input clock and the output clocks. The PLL_SEL
pin can be used to bypass the PLL for system test and debug
purposes. In bypass mode, the reference clock is routed
around the PLL and into the internal output dividers.
ICS
B
LOCK
D
IAGRAM
PLL_SEL
梅1, 梅2, 梅4, 梅8,
梅16, 梅32, 梅64
P
IN
A
SSIGNMENT
Q0
nQ0
V
CC
PLL_SEL
SEL3
V
CCO
V
CCA
nQ4
V
EE
Q4
0
Q1
nQ1
Q2
nQ2
CLK0
nCLK0
CLK1
nCLK1
CLK_SEL
FB_IN
nFB_IN
32 31 30 29 28 27 26 25
SEL0
SEL1
CLK0
nCLK0
CLK1
nCLK1
CLK_SEL
MR
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16
V
CC
nFB_IN
FB_IN
SEL2
V
EE
nQ0
Q0
V
CCO
0
1
1
Q3
nQ3
24
23
22
V
CCO
Q3
nQ3
Q2
nQ2
Q1
nQ1
V
CCO
PLL
8:1, 4:1, 2:1, 1:1,
1:2, 1:4, 1:8
Q4
nQ4
ICS8735-01
21
20
19
18
17
SEL0
SEL1
SEL2
SEL3
MR
32-Lead LQFP
7mm x 7mm x 1.4mm package body
Y Package
Top View
32-Lead VFQFN
5mm x 5mm x 0.95 package body
K Package
Top View
8735AY-01
www.icst.com/products/hiperclocks.html
1
REV. F NOVEMBER 12, 2004
next