Integrated
Circuit
Systems, Inc.
ICS8705
Z
ERO
D
ELAY
, D
IFFERENTIAL
-
TO
-LVCMOS/LVTTL
C
LOCK
G
ENERATOR
F
EATURES
鈥?8 LVCMOS/LVTTL outputs, 7鈩?typical output impedance
鈥?Selectable CLK1, nCLK1 or LVCMOS/LVTTL clock inputs
鈥?CLK1, nCLK1 pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL
鈥?CLK0 input accepts LVCMOS or LVTTL input levels
鈥?Output frequency range: 15.625MHz to 250MHz
鈥?Input frequency range: 15.625MHz to 250MHz
鈥?VCO range: 250MHz to 500MHz
鈥?External feedback for 鈥渮ero delay鈥?clock regeneration
with configurable frequencies
鈥?Programmable dividers allow for the following output-to-input
frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8
鈥?Fully integrated PLL
鈥?Cycle-to-cycle jitter: 45ps (maximum)
鈥?Output skew: CLK0, 65ps (maximum)
CLK1, nCLK1, 55ps (maximum)
鈥?Static Phase Offset: 25 鹵125ps (maximum), CLK0
鈥?Full 3.3V or 2.5V operating supply
鈥?Lead-Free package available
鈥?Industrial temperature information available upon request
G
ENERAL
D
ESCRIPTION
The ICS8705 is a highly versatile 1:8 Differen-
tial-to-LVCMOS/LVTTL Clock Generator and a
HiPerClockS鈩?/div>
member of the HiPerClockS鈩amily of High Per-
formance Clock Solutions from ICS. The ICS8705
has two selectable clock inputs. The CLK1,
nCLK1 pair can accept most standard differential input lev-
els. The single ended CLK0 input accepts LVCMOS or LVTTL
input levels.The ICS8705 has a fully integrated PLL and can
be configured as zero delay buffer, multiplier or divider and
has an input and output frequency range of 15.625MHz to
250MHz. The reference divider, feedback divider and output
divider are each programmable, thereby allowing for the fol-
lowing output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2,
1:4, 1:8. The external feedback allows the device to achieve
鈥渮ero delay鈥?between the input clock and the output clocks.
The PLL_SEL pin can be used to bypass the PLL for system
test and debug purposes. In bypass mode, the reference clock
is routed around the PLL and into the internal output dividers.
ICS
B
LOCK
D
IAGRAM
PLL_SEL
Q0
梅2, 梅4, 梅8, 梅16,
梅32
,
梅64, 梅128
0
P
IN
A
SSIGNMENT
PLL_SEL
SEL3
V
DDO
GND
V
DDA
V
DD
Q7
Q6
Q1
Q2
CLK0
CLK1
nCLK1
CLK_SEL
FB_IN
0
1
32 31 30 29 28 27 26 25
SEL0
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16
24
23
22
V
DDO
Q5
GND
Q4
V
DDO
Q3
GND
Q2
1
PLL
Q3
Q4
Q5
Q6
Q7
SEL1
CLK0
nc
CLK1
nCLK1
CLK_SEL
MR
8:1, 4:1, 2:1, 1:1,
1:2, 1:4, 1:8
ICS8705
21
20
19
18
17
SEL0
V
DD
FB_IN
SEL2
V
DDO
Q0
GND
Q1
V
DDO
SEL1
SEL2
SEL3
MR
8705BY
32-Lead LQFP
7mm x 7mm x 1.4 mm
Y Package
Top View
www.icst.com/products/hiperclocks.html
1
REV. G JUNE 16, 2004
next