Integrated
Circuit
Systems, Inc.
ICS2509C
3.3V Phase-Lock Loop Clock Driver
General Description
The ICS2509C
is a high performance, low skew, low jitter
clock driver. It uses a phase lock loop (PLL) technology to
align, in both phase and frequency, the CLKIN signal with
the CLKOUT signal. It is specifically designed for use with
synchronous SDRAMs. The
ICS2509C
operates at 3.3V VCC
and drives up to nine clock loads.
One bank of five outputs and one bank of four outputs provide
nine low-skew, low-jitter copies of CLKIN. Output signal
duty cycles are adjusted to 50 percent, independent of the
duty cycle at CLKIN. Each bank of outputs can be enabled or
disabled separately via control (OEA and OEB) inputs. When
the OE inputs are high, the outputs align in phase and
frequency with CLKIN; when the OE inputs are low, the
outputs are disabled to the logic low state.
The
ICS2509C
does not require external RC filter
components. The loop filter for the PLL is included on-chip,
minimizing component count, board space, and cost. The
buffer mode shuts off the PLL and connects the input directly
to the output buffer. This buffer mode, the
ICS2509C
can be
use as low skew fanout clock buffer device. The
ICS2509C
comes in 24 pin 173mil Thin Shrink Small-Outline package
(TSSOP) package.
Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Meets or exceeds PC133 registered DIMM
specification 1.1
Spread Spectrum Clock Compatible
Distributes one clock input to one bank of five and one
bank of four outputs
Separate output enable(OEA,OEB) for each output bank
Operating frequency 25 MHz to 175 Mhz
External feedback input (FBIN) terminal is used to
synchrionize the outputs to the clock input
No external RC network required
Operates at 3.3V Vcc
Plastic 24-pin 173mil TSSOP package
Block Diagram
FBOUT
CLKA0
CLKA1
FBIN
CLKIN
PLL
CLKA2
CLKA3
AVCC
OEA
CLKB0
CLKB1
CLKB2
CLKB3
OEB
CLKA4
Pin Configuration
AGND
VCC
CLKA0
CLKA1
CLKA2
GND
GND
CLKA3
CLKA4
VCC
OEA
FBOUT
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
CLKIN
AVCC
VCC
CLKB0
CLKB1
GND
GND
CLKB2
CLKB3
VCC
OEB
FBIN
24 Pin TSSOP
4.40 mm. Body, 0.65 mm. pitch
2509 C Rev C 06/15/01
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any
information being relied upon by the customer is current and accurate.
ICS2509C
ICS2509CYG-T相關(guān)型號PDF文件下載
-
型號
版本
描述
廠商
下載
-
英文版
SMPTE Time Code Receiver/Generator
ICS
-
英文版
SMPTE Time Code Receiver/Generator
ICST [Inte...
-
英文版
FIELD PROGRAMMABLE SS VERSACLOCK SYNTHESIZER
IDT [Integ...
-
英文版
Field Programmable Dual Output SS VersaClock Synthesizer
ICST [Inte...
-
英文版
Triple PLL Field Programmable VCXO Clock Synthesizer
ICS
-
英文版
Triple PLL Field Programmable VCXO Clock Synthesizer
ICST [Inte...
-
英文版
Triple PLL Field Programmable VCXO Clock Synthesizer
ICST [Inte...
-
英文版
Triple PLL Field Programmable VCXO Clock Synthesizer
ICST [Inte...
-
英文版
Triple PLL Field Programmable VCXO Clock Synthesizer
ICST [Inte...
-
英文版
Package Outline and Package Dimensions (16-pin TSSOP,173 Mil...
ICSI
-
英文版
Package Outline and Package Dimensions (16-pin TSSOP,173 Mil...
ICSI [Inte...
-
英文版
Triple PLL Field Prog. Spread Spectrum Clock Synthesizer
ICST [Inte...
-
英文版
Triple PLL Field Prog. Spread Spectrum Clock Synthesizer
ICST [Inte...
-
英文版
Triple PLL Field Prog. Spread Spectrum Clock Synthesizer
ICST [Inte...
-
英文版
Wavedec Digital Audio Codec
ICS
-
英文版
Wavedec Digital Audio Codec
ICST [Inte...
-
英文版
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
ICS
-
英文版
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
ICST [Inte...
-
英文版
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
ICS
-
英文版
3.3 VOLT ZERO DELAY, LOW SKEW BUFFER
ICST [Inte...
1
2
3
4
5
6
7
