音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ICS1893CY-10 Datasheet

  • ICS1893CY-10

  • 3.3-V 10Base-T/100Base-TX Integrated PHYceiver

  • 143頁

  • ICS

掃碼查看芯片數(shù)據(jù)手冊

上傳產品規(guī)格書

PDF預覽

Integrated Device Technology, Inc.
ICS1893CY-10
General
The ICS1893CY-10 is a low-power, physical-layer device
(PHY) that supports the ISO/IEC 10Base-T and 100Base-TX
Carrier-Sense Multiple Access/Collision Detection
(CSMA/CD) Ethernet standards. The ICS1893CY-10
supports managed or unmanaged node, repeater, and
switch applications.
The ICS1893CY-10 is intended for MII, Node applications
that require the Auto-MIDIX feature that automatically
corrects crossover errors in plant wiring.
The ICS1893CY-10 incorporates digital signal processing
(DSP) in its Physical Medium Dependent (PMD) sublayer.
As a result, it can transmit and receive data on unshielded
twisted-pair (UTP) category 5 cables with attenuation in
excess of 24 dB at 100 MHz. With this ICS-patented
technology, the ICS1893CY-10 can virtually eliminate errors
from killer packets.
The ICS1893CY-10 provides a Serial Management Interface
for exchanging command and status information with a
Station Management (STA) entity.
The ICS1893CY-10 Media Dependent Interface (MDI) can
be configured to provide either half- or full-duplex operation
at data rates of 10 MHz or 100 MHz. The MDI configuration
can be established manually (with input pins or control
register settings) or automatically (using the
Auto-Negotiation features). When the ICS1893CY-10
Auto-Negotiation sublayer is enabled, it exchanges
technology capability data with its remote link partner and
automatically selects the highest-performance operating
mode they have in common.
Document Type:
Data Sheet
Document Stage: Preliminary Release
3.3-V 10Base-T/100Base-TX Integrated PHYceiver鈩?/div>
Features
鈥?/div>
Supports category 5 cables with attenuation in excess of
鈥?/div>
24 dB at 100 MHz
Fully integrated, DSP-based PMD includes:
鈥?Adaptive equalization and baseline wander correction
鈥?Transmit wave shaping and stream cipher scrambler
鈥?MLT-3 encoder and NRZ/NRZI encoder
Low-power, 0.35-micron CMOS (typically 400 mW)
Power-down mode typically 21mW
Single 3.3-V power supply.
Single-chip, fully integrated PHY provides PCS, PMA,
PMD, and AUTONEG sublayers of IEEE standard
10Base-T and 100Base-TX IEEE 802.3 compliant
Highly configurable design supports:
鈥?Node, repeater, and switch applications
鈥?Managed and unmanaged applications
鈥?10M or 100M half- and full-duplex modes
鈥?Parallel detection
鈥?Auto-negotiation, with Next Page capabilities
鈥?Auto-MDI/MDIX crossover correction
MAC/Repeater Interface can be configured as:
鈥?10M or 100M Media Independent Interface
鈥?100M Symbol Interface (bypasses the PCS)
鈥?10M 7-wire Serial Interface
Clock and crystal supported
Small Footprint 64-pin Thin Quad Flat Pack (TQFP)
Available in Industrial Temperature and Lead-Free
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
ICS1893CY-10 Block Diagram
100Base-T
10/100 MII or
Alternate
MAC/Repeater
Interface
Interface
MUX
PCS
鈥?Frame
鈥?CRS/COL
Detection
鈥?Parallel to Serial
鈥?4B/5B
PMA
鈥?Clock Recovery
鈥?Link Monitor
鈥?Signal Detection
鈥?Error Detection
TP_PMD
鈥?MLT-3
鈥?Stream Cipher
鈥?Adaptive Equalizer
鈥?Baseline Wander
Correction
Integrated
Switch
10Base-T
MII
Extended
Register
Set
Low-Jitter
Clock
Synthesizer
Clock
Power
Twisted-
Pair
Interface to
Magnetics
Modules and
RJ45
Connector
MII Serial
Management
Interface
Configuration
and Status
Auto-
Negotiation
LEDs and PHY
Address
ICS1893CY-10
Rev 1/07
IDT reserves the right to make changes in the device data identified in
this publication without further notice. IDT advises its customers to
obtain the latest version of all device data to verify that any information
being relied upon by the customer is current and accurate.

ICS1893CY-10相關型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    User-Programmable Video Clock Generator/ Line-Locked Clock R...
    ICS
  • 英文版
    User-Programmable Video Clock Generator/ Line-Locked Clock R...
    ICST [Inte...
  • 英文版
    High-Performance Programmable Line-Locked Clock Generator
    ICS
  • 英文版
    Video Clock Synthesizer with I2C Programmable Delay
    IDT
  • 英文版
    High-Performance Programmable Line-Locked Clock Generator
    ICST [Inte...
  • 英文版
    Dual Output Phase Controlled SSTL-3/PECL Clock Generator
    ICS
  • 英文版
    Dual Output Phase Controlled SSTL-3/PECL Clock Generator
    ICST [Inte...
  • 英文版
    Video Clock Synthesizer
    ICS
  • 英文版
    Video Clock Synthesizer
    ICST [Inte...
  • 英文版
    Video Clock Synthesizer
    ICST [Inte...
  • 英文版
    Triple 8-bit MSPS A/D Converters with Line-Locked Clock Gene...
    ICS
  • 英文版
    Triple 8-bit MSPS A/D Converters with Line-Locked Clock Gene...
    ICST [Inte...
  • 英文版
    Differential Output Video Dot Clock Generator
    ICS
  • 英文版
    Differential Output Video Dot Clock Generator
    ICST [Inte...
  • 英文版
    User Programmable Differential Output Graphics Clock Generat...
    ICS
  • 英文版
    User Programmable Differential Output Graphics Clock Generat...
    ICST [Inte...
  • 英文版
    Incoming Call Line Identification (ICLID) Receiver with Ring...
    ICS
  • 英文版
    Incoming Call Line Identification (ICLID) Receiver with Ring...
    ICST [Inte...
  • 英文版
    QuickSaver Charge Controller for Nickel-Cadmium and Nickel-M...
    ETC
  • 英文版
    QuickSaver Charge Controller for Nickel-Cadmium and Nickel-M...
    ETC [ETC]

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！