音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

ICS1523MLF Datasheet

  • ICS1523MLF

  • Video Clock Synthesizer with I2C Programmable Delay

  • 21頁

  • ICS

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

ICS1523
Video Clock Synthesizer with I
2
C Programmable Delay
General Description
The ICS1523 is a low-cost, high-performance
frequency generator. It is well suited to general
purpose phase controlled clock synthesis as well as
line-locked and genlocked high-resolution video
applications. Using ICS鈥檚 advanced low-voltage
CMOS mixed-mode technology, the ICS1523 is an
effective phase controlled clock synthesizer and also
supports video projectors and displays at resolutions
from VGA to beyond UXGA.
The ICS1523 offers clock outputs in both differential
(to 250 MHz) and single-ended (to 150 MHz) formats.
Dynamic Phase Adjust (DPA) allows I
2
C鈩?control of
the output clock鈥檚 phase relative to the input sync
signal. A second, half speed set of outputs that can be
separately enabled allows such applications as
clocking analog-to-digital converters. The FUNC pin
provides either the regenerated input from the
phase-locked loop (PLL) divider chain output, or the
input HSYNC after being sharpened by the Schmitt
trigger. Both signals are then delayed by the DPA.
The advanced PLL uses either its internal
programmable feedback divider or an external divider.
Either the internal or external loop filters is software
selectable. The COAST input pin disables the PLL鈥檚
charge pump, causing the device to idle at the current
speed for short periods of time, such as vertical
blanking intervals.
The device is programmed by a standard I
2
C-bus
serial interface and is available in a 24-pin, wide
small-outline integrated circuit (SOIC) package.
Features
鈥?Low Jitter
鈥?Wide input frequency range
鈥?15.734 kHz to 100 MHz
鈥?PECL differential outputs
鈥?Up to 250 MHz
鈥?SSTL_3 Single-ended clock outputs
鈥?Up to 150 MHz
鈥?Dynamic Phase Adjust (DPA) for all outputs
鈥?I
2
C controlled phase adjustment
鈥?Full clock cycle down to 1/64 of a clock
鈥?Double-buffered control registers
鈥?External or internal loop filter selection
鈥?COAST input can disable charge pump
鈥?3.3 VDD
鈥?5 volt Tolerant Inputs
鈥?Industry Standard I
2
C-bus programming interface
鈥?PLL Lock detection via I
2
C or LOCK/REF output pin
鈥?24-pin 300-mil SOIC package
鈥?Available in Pb-free packaging
Applications
鈥?Frequency synthesis
鈥?LCD monitors, video projectors and plasma displays
鈥?Genlocking multiple video subsystems
Pin Configuration
ICS1523 Functional Diagram
External Loop Filter (optional)
OSC
HSYNC
I
2
C I/F
CLK
CLK/2
FUNC
24-pin SOIC
MDS 1523 Y
Integrated Circuit Systems
1
525 Race Street, San Jose, CA 95126
tel (408) 297-1201
Revision 110905
www.icst.com

ICS1523MLF 產(chǎn)品屬性

  • ICS1523

  • 31

  • 集成電路 (IC)

  • 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器

  • -

  • 時鐘合成器 - 視頻

  • 是

  • 時鐘

  • LVPECL，SSTL-3

  • 1

  • 1:3

  • 無/是

  • 250MHz

  • 是/無

  • 3 V ~ 3.6 V

  • 0°C ~ 70°C

  • 表面貼裝

  • 24-SOIC（0.295"，7.50mm 寬）

  • 24-SOIC

  • 管件

  • 1523MLF800-1000800-1000-5800-1000-ND

ICS1523MLF相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！