音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

HYS72V32600GR-7.5 Datasheet

  • HYS72V32600GR-7.5

  • SDRAM|32MX72|CMOS|DIMM|168PIN|PLASTIC

  • 20頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

HYS 72Vxx5/6x0GR-7.5
Low Profile PC133 Registered SDRAM-Modules
3.3 V Low Profile 168-pin PC133 Registered
SDRAM Modules for 1U Server Applications
PC133 128 MByte Module
PC133 256 MByte module
PC133 512 MByte Module
PC133 1024 MByte Module
鈥?168-pin Registered 8 Byte Dual-In-Line
SDRAM Module for Workstation and Server
main memory applications with 1,2鈥?inch
(30,40 mm) height
鈥?One bank 16M
脳
72, 32M x 72 and 64M
脳
72
and two bank 128Mx72 organization
鈥?Optimized for ECC applications with very low
input capacitances
鈥?JEDEC standard Synchronous DRAMs
(SDRAM) with 128Mb, 256Mb and
512Mb memory density. Stacked
components for two bank modules
鈥?Single + 3.3 V (
鹵
0.3 V) power supply
鈥?Auto Refresh (CBR) and Self Refresh
鈥?Serial Presence Detect with E
2
PROM
鈥?Programmable CAS Latency, Burst Length,
and Wrap Sequence (Sequential &
Interleave)
鈥?All inputs and outputs are LVTTL compatible
鈥?Utilizes SDRAMs in TSOPII-54 packages
with on-board registers and PLL.
鈥?Card Sizes :
RawCard 鈥淔鈥?and 鈥淕鈥?133.35 mm x 30,40 with
gold contact pads
鈥?These modules all fully compatible with the
current industry standard PC133
specifications and fully backward compatible
to PC100 applications
鈥?Performance:
-7.5
f
CK3
t
AC3
f
CK2
t
AC2
Unit
MHz
ns
MHz
ns
Clock Frequency (max.) @ CL = 3
Clock Access Time (min.)@ CL = 3
Clock Frequency (max.) @ CL = 2
Clock Access Time (min.)@ CL = 2
133
5.4
100
6
The HYS 72Vxx5/6x0GR-7.5 are industry standard 168-pin 8-byte Dual in-line Memory Modules (DIMMs)
organized as 16M
脳
72, 32M x 72, 64M
脳
72 and 128M x 72 high speed memory arrays designed with x4 or x8
organised Synchronous DRAMs (SDRAMs) for ECC applications. All control and address signals are registered
on-DIMM and the design incorporates a PLL circuit for the Clock inputs. Use of an on-board register reduces
capacitive loading on the input signals but are delayed by one cycle in arriving at the SDRAM devices. Decoupling
capacitors are mounted on the PC board. The DIMMs use a serial presence detects scheme implemented via a
serial E
2
PROM using the 2-pin I
2
C protocol. The first 128 bytes are utilized by the DIMM manufacturer and the
second 128 bytes are available to the end user. All Infineon 168-pin DIMMs provide a high performance, flexible
8-byte interface in a 133.35 mm long footprint. This module family is designed with 30,40 mm (1.2 inch) maximum
height for 1U Server Applications b ased on JEDEC standard RawCards 鈥淔鈥?and 鈥淕鈥?
INFINEON Technologies
1
1.02

HYS72V32600GR-7.5相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！