音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

HYS72V64300GR-7-D Datasheet

  • HYS72V64300GR-7-D

  • PC133 Registered SDRAM-Modules

  • 573.53KB

  • 22頁

  • INFINEON   INFINEON

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

HYS 72Vxx3xxGR
PC133 Registered SDRAM-Modules
3.3 V 168-pin Registered SDRAM Modules
PC133 128 MByte Module
PC133 256 MByte module
PC133 512 MByte Module
PC133 1 GByte Module
PC133 2 GByte Module
鈥?168-pin Registered 8 Byte Dual-In-Line
SDRAM Module for PC and Server main
memory applications
鈥?One bank 16M
脳
72, 32M x 72, 64M
脳
72and
128M x 72, two bank 128M
脳
72 and
256M x 72 organization
鈥?Optimized for ECC applications with very low
input capacitances
鈥?JEDEC standard Synchronous DRAMs
(SDRAM) Programmable CAS Latency, Burst
Length and Wrap Sequence (Sequential &
Interleave)
鈥?Single + 3.3 V (
鹵
0.3 V) power supply
鈥?Auto Refresh (CBR) and Self Refresh
鈥?Performance:
speed grade
f
CK
t
CK
t
AC
f
CK
t
CK
t
AC
Clock Frequency (max.) @ CL = 3
Clock Cycle Time (min.) @ CL = 3
Clock Access Time (min.) @ CL= 3
Clock Frequency (max.) @ CL = 2
Clock Cycle Time (min.) @ CL = 2
Clock Access Time (min.) @ CL= 2
鈥?Programmable CAS Latency, Burst Length,
and Wrap Sequence (Sequential &
Interleave)
鈥?All inputs and outputs are LVTTL compatible
鈥?Serial Presence Detect with E
2
PROM
鈥?Utilizes SDRAMs in TSOPII-54 packages
with registers and PLL.
鈥?Card Size: 133.35 mm
脳
38.10 / 43.18 mm
with Gold contact pads and max. 4.00 / 6.80
mm thickness (JEDEC MO-161)
鈥?These modules all fully compatible with the
current industry standard PC133 and PC100
specifications
-7
133
7.5
5.4
133
7.5
5.4
-7.5
133
7.5
5.4
100
10
6
Unit
MHz
ns
ns
MHz
ns
ns
Description
The HYS 72Vxx3xxGR-7 and -7.5 are industry standard 168-pin 8-byte Dual in-line Memory Modules (DIMMs)
organized as 16M
脳
72, 32M x 72, 64M
脳
72, 128M
脳
72 and 256M x 72 high speed memory arrays designed with
Synchronous DRAMs (SDRAMs) for ECC applications. All control and address signals are registered on-DIMM
and the design incorporates a PLL circuit for the Clock inputs. Use of an on-board register reduces capacitive
loading on the input signals but are delayed by one cycle in arriving at the SDRAM devices. Decoupling capacitors
are mounted on the PC board. The DIMMs use a serial presence detects scheme implemented via a serial
E
2
PROM using the 2-pin I
2
C protocol. The first 128 bytes are utilized by the DIMM manufacturer and the second
128 bytes are available to the end user. All Infineon 168-pin DIMMs provide a high performance, flexible 8-byte
interface in a 133.35 mm long footprint.
INFINEON Technologies
1
2002-07-18

HYS72V64300GR-7-D相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！