鈥?/div>
Single + 3.3V
鹵
0.3 V supply
CAS-before-RAS refresh, RAS-only refresh
Decoupling capacitors mounted on substrate
All inputs, outputs and clock fully LVTTL & LVCMOS compatible
4 Byte interleave enabled, Dual Address inputs (A0/B0)
Buffered inputs excepts RAS and DQ
Parallel Presence Detects
Utilizes nine 8M
脳
8 -DRAMs and BiCMOS buffers/line drivers VT244A
Two versions: HYM 72V8035GS with SOJ-components ( 9 mm module thickness)
HYM 72V8025GS with TSOPII-components ( 4 mm module thickness)
4048 refresh cycles / 64 ms with 12 / 11 addressing
Gold contact pad
Double sided module with 25.35 mm (1000 mil) height
鈥?/div>
鈥?/div>
鈥?/div>
Semiconductor Group
1
3.97
next