鈥?/div>
Single 3.3V鹵0.3V power supply
All device pins are LVTTL compatible
8192 refresh cycles / 64ms
Fully synchronous ; all inputs referenced to posi-
tive edge of system clock
鈥?Dual or Quad internal banks with single pulsed
/RAS
鈥?Auto precharge/precharge all banks by A
10
flag
鈥?Possible to assert random column address every
clock cycle
鈥?Interleaved auto refresh mode
鈥?Programmable burst lengths and sequences
- 1,2,4,8,full page for Sequential type
- 1,2,4,8 for Interleave type
鈥?Programmable /CAS latency ; 2,3 clocks
鈥?Support clock suspend/power down mode by
CKE0, CKE1
鈥?Data mask function by DQM
鈥?Mode register set programming
鈥?Burst termination command
鈥?Self refresh provides minimum power, full internal
refresh control
ORDERING INFORMATION
Part No.
HYM72V64756BT8-P
HYM72V64756BT8-S
HYM72V64756BLT8-P
HYM72V64756BLT8-S
Clock
Frequency
100MHz
100MHz
100MHz
100MHz
Internal
Bank
Ref.
Power
Normal
SDRAM
Package
Plating
4 Banks
8K
Low Power
TSOP-II
Gold
This document is a general product description and is subject to change without notice. Hynix Semiconductor Inc. does not assume any responsibility for
use of circuits described. No patent licenses are implied.
Rev. 0.2/Jul. 02
1