音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

HYB39S16320TQ-6 Datasheet

  • HYB39S16320TQ-6

  • Special Mode Registers Two color registers Burst Read with S...

  • 70頁

  • INFINEON   INFINEON

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Overview
HYB 39S13620TQ-6/-7/-8
鈥?High Performance:
-6
-7
125
2
8
5.5
-7
125
3
7
5.5
-8
125
3
8
6
Units
MHz
鈭?/div>
ns
ns
鈥?Special Mode Registers
鈥?Two color registers
鈥?Burst Read with Single Write Operation
鈥?Block Write and Write-per-Bit Capability
鈥?Byte controlled by DQM0-3
鈥?Auto Precharge and Auto Refresh Modes
鈥?Suspend Mode and Power Down Mode
鈥?2k refresh cycles/32 ms
鈥?/div>
t
AC
= 5 ns
鈥?/div>
t
SETUP
/
t
HOLD
= 2 ns/1 ns
鈥?Latency 2 @ 125 MHz
鈥?Random Column Address every CLK
(1-N Rule)
鈥?Single 3.3 V
鹵
0.3 V Power Supply
鈥?LVTTL compatible inputs and outputs
f
CK
latency
166
3
6
5.5
t
CK3
t
AC3
鈥?Single Pulsed RAS Interface
鈥?Programmable CAS Latency: 2, 3
鈥?Fully Synchronous to Positive Clock Edge
鈥?Programmable Wrap Sequence:
Sequential or Interleave
鈥?/div>
Programmable Burst Length:
1, 2, 4, 8 and full page for sequential
1, 2, 4, 8 for interleave
The HYB 39S163200TQ are dual bank Synchronous Graphics DRAM鈥檚 (SGRAM) organized as
2 banks
脳
256 Kbit
脳
32 with built-in graphics features. These synchronous devices achieve high
speed data transfer rates up to 143 MHz by employing a chip architecture that prefetches multiple
bits and then synchronizes the output data to a system clock. The chip is fabricated with an
advanced 64MBit DRAM process technology.
The device is designed to comply with all JEDEC standards set for synchronous graphics DRAM
products, both electrically and mechanically.
RAS, CAS, WE, DSF and CS are pulsed signals which are examined at the positive edge of each
externally applied clock. Internal chip operating modes are defined by combinations of these
signals. A ten bit address bus accepts address data in the conventional RAS/CAS multiplexing
style. Ten row address bits (A0 - A9) and a bank select BA are strobed with RAS. Column address
bits plus a bank select are strobed with CAS.
Prior to any access operation, the CAS latency, burst length and burst sequence must be
programmed into the device by address inputs during a mode register set cycle. An Auto Precharge
function may be enabled to provide a self-timed row precharge. This is initiated at the end of the
burst sequence. In addition, it features the write per bit, the block write and the masked block write
Semiconductor Group
1
1998-10-01

HYB39S16320TQ-6相關(guān)型號(hào)PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！