鈥?/div>
Single + 3.3 V (鹵 0.3V) supply
Low power dissipation
max. 432 active mW (-50 version)
max. 396 active mW (-60 version)
max. 360 active mW (-70 version)
7.2 mW standby (LV-TTL)
3.6 mW standby (CMOS)
Output unlatched at cycle end allows two-dimensional chip selection
Read, write, read-modify-write, CAS-before-RAS refresh, RAS-only refresh, hidden refresh,
self refresh and test mode
Fast page mode capability
All inputs, outputs and clocks fully LVTTL-compatible
2048 refresh cycles / 32 ms
Plastic Package:
P-SOJ-28-3 400 mil
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Semiconductor Group
1
1.96
next
HYB3117800BSJ-50相關型號PDF文件下載