音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

HY57V561620T-I Datasheet

  • HY57V561620T-I

  • 16Mx16|3.3V|8K|75|SDR SDRAM - 256M

  • 91.92KB

  • 11頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

HY57V561620T
4Banks x 4M x 16Bit Synchronous DRAM
DESCRIPTION
The Hynix HY57V561620 is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the Mobile applications
which require low power consumption and extended temperature range. HY57V561620 is organized as 4 banks of
4,194,304x16.
HY57V561620 is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs
are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high
bandwidth. All input and output voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline ( CAS latency of 2 or 3), the number of consecutive read or write
cycles
initiated
by
a
single
control
command
(Burst
length
of
1,2,4,8
or
full
page),
and
the
burst
count
sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate
command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined
design is not restricted by a `2N` rule.)
FEATURES
鈥?/div>
鈥?/div>
鈥?/div>
Single 3.3V
鹵
0.3V power supply
All device pins are compatible with LVTTL interface
JEDEC standard 400mil 54pin TSOP-II with 0.8mm
of pin pitch
- 1, 2, 4, 8 and Full Page for Sequential Burst
鈥?/div>
All inputs and outputs referenced to positive edge of
system clock
鈥?/div>
鈥?/div>
Data mask function by UDQM and LDQM
Internal four banks operation
鈥?/div>
- 1, 2, 4 and 8 for Interleave Burst
Programmable C A S Latency ; 2, 3 Clocks
鈥?/div>
鈥?/div>
鈥?/div>
Auto refresh and self refresh
8192 refresh cycles / 64ms
Programmable Burst Length and Burst Type
ORDERING INFORMATION
Part No.
HY57V561620T-HI
HY57V561620T-SI
HY57V561620LT-HI
HY57V561620LT-SI
Clock Frequency
133MHz
100MHz
133MHz
Power
Normal
Power
Organization
Interface
Package
4Banks x 4Mbits
x16
Low Power
LVTTL
400mil 54pin TSOP II
100MHz
This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Revision 0.1/ Apr.01

HY57V561620T-I相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！