音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

HX6409TBHC Datasheet

  • HX6409TBHC

  • x9 Synchronous FIFO

  • 16頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Aerospace Electronics
FIFO鈥擲OI
FEATURES
鈥?1K x 36, 2K x 18, 4K x 9 Organizations
鈥?Fabricated with RICMOS
鈩?/div>
IV Silicon on Insulator
(SOI) 0.8
碌m
Process (L
eff
= 0.65碌m)
RADIATION
OTHER
鈥?Read/Write Cycle Times
<35 ns (-55擄 to 125擄C)
鈥?Expandable in Width
HX6409
HX6218
HX6136
鈥?Supports Free-Running 50% Duty Cycle Clock
鈥?Total Dose Hardness through 1x10 rad(SiO
2
)
鈥?Empty, Full, Half Full, 1/4 Full, 3/4 Full, Error Flags
鈥?Neutron Hardness through 1x10 cm
14
-2
6
鈥?Parity Generation/Checking
鈥?Dynamic and Static Transient Upset Hardness
through 1x10
9
rad(Si)/s
鈥?Dose Rate Survivability through 1x10
11
rad(Si)/s
鈥?Output Enable (OE)
鈥?Soft Error Rate of <1x10
鈥?No Latchup
鈥?Single 5 V
鹵
10% Power Supply
鈥?Various Flat Pack Options
-10
鈥?Fully Asynchronous with Simultaneous
Read and Write Operation
upsets/bit-day
鈥?CMOS or TTL Compatible I/O
GENERAL DESCRIPTION
The HX6409, HX6218, and HX6136 are high speed, low-
power, first-in first-out memories with clocked read and
write interfaces. The HX6409 is a 4096 word by 9 bit
memory array, the HX6218 is a 2048 word by 18 bit
memory array, and the HX6136 is a 1024 word by 36 bit
memory array. The FIFOs support width expansion while
depth expansion requires external logic control using state
machine techniques. Features include programmable par-
ity control, an empty/full flag, a quarter/three quarter full
flag, a half full flag and an error flag.
These FIFOs provide solutions for a wide variety of data
buffering needs, including high-speed data acquisition,
multiprocessor interfaces, and communications buffer-
ing. These FIFOs have separate input and output ports
that are controlled by separate clock and enable sig-
nals. The input port is controlled by a free running clock
(CKW) and a write enable pin
ENW
. When
ENW
is
asserted, data is written into the FIFO on the rising edge
of the CKW signal. While
ENW
is held active, data is
continually written into the FIFO on each CKW cycle.
The output port is controlled in a similar manner by a free-
running read clock (CKR) and a read enable pin (
ENR
). In
addition, the three FIFOs have an output enable pin (
OE
)
and a master reset pin (
MR
). The read (CKR) and write
(CKW) clocks may be tied together for single-clock
operation or the two clocks may be run independently for
asynchronous read/write applications. Clock frequencies
up to 30 MHz are achievable in the three configurations.
Honeywell鈥檚 enhanced SOI RICMOS鈩?IV (Radiation In-
sensitive CMOS) technology is radiation hardened through
the use of advanced and proprietary design, layout and
process hardening techniques. The FIFO is fabricated with
Honeywell鈥檚 radiation hardened technology, and is de-
signed for use in systems operating in radiation environ-
ments. The SOI RICMOS鈩?IV process is a 5-volt, SIMOX
CMOS technology with a 150 脜 gate oxide and a minimum
drawn feature size of 0.8
碌m,
(0.65
碌m
effective gate
array鈥擫
eff
). Additional features include tungsten via plugs,
Honeywell鈥檚 proprietary SHARP planarization process,
and a lightly doped drain (LDD) structure for improved short
channel reliability.
Solid State Electronics Center 鈥?12001 State Highway 55, Plymouth, MN 55441 鈥?(800) 323-8295 鈥?http://www.ssec.honeywell.com

HX6409TBHC相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！