音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

HSP43220GM-25/883 Datasheet

  • HSP43220GM-25/883

  • Decimating Digital Filter

  • 7頁

  • INTERSIL   INTERSIL

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

HSP43220/883
TM
Data Sheet
March 1999
FN2802.3
Decimating Digital Filter
The HSP43220/883 Decimating Digital Filter is a linear
phase low pass decimation filter which is optimized for
filtering narrow band signals in a broad spectrum of a signal
processing applications. The HSP43220/883 offers a single
chip solution to signal processing application which have
historically required several boards of ICs. This reduction in
component count results in faster development times, as
well as reduction of hardware costs.
The HSP43220/883 is implemented as a two stage filter
structure. As seen in the Block Diagram, the first stage is a
High Order Decimation Filter (HDF) which utilizes an
efficient decimation (sample rate reduction) technique to
obtain decimation up to 1024 through a coarse low-pass
filtering process. The HDF provides up to 96dB aliasing
rejection in the signal pass band. The second stage consists
of a Finite Impulse Response (FIR) decimation filter
structured as a transversal FIR filter with up to 512
symmetric taps which can implement filters with sharp
transition regions. The FIR can perform further decimation
by up to 16 if required, while preserving the 96dB aliasing
attenuation obtained by the HDF. The combined total
decimation capability is 16,384.
The HSP43220/883 accepts 16-bit parallel data in 2鈥檚
complement format at sampling rates up to 30MSPS. It
provides a 16-bit microprocessor compatible interface to
simplify the task of programming and three-state outputs to
allow the connection of several ICs to a common bus. The
HSP43220/883 also provides the capability to bypass either
the HDF or the FIR for additional flexibility.
Features
鈥?This Circuit is Processed in Accordance to MIL-STD-883
and is Fully Conformant Under the Provisions of
Paragraph 1.2.1.
鈥?Single Chip Narrow Band Filter with up to 96dB
Attenuation
鈥?DC to 25.6MHz Clock Rate
鈥?16-Bit 2鈥檚 Complement Input
鈥?20-Bit Coefficients in FIR
鈥?24-Bit Extended Precision Output
鈥?Programmable Decimation up to a Maximum of 16,384
鈥?Standard 16-Bit Microprocessor Interface
鈥?Filter Design Software Available DECI鈥ATE鈩?/div>
Applications
鈥?Very Narrow Band Filters
鈥?Zoom Spectral Analysis
鈥?Channelized Receivers
Ordering Information
PART NUMBER
HSP43220GM-15/883
HSP43220GM-25/883
TEMP.
RANGE (
o
C)
-55 to 125
-55 to 125
PACKAGE
84 Ld PGA
84 Ld PGA
PKG.
NO.
G84.A
G84.A
Block Diagram
DECIMATION UP TO 1024
INPUT CLOCK
DATA INPUT
CONTROL AND COEFFICIENTS
DECIMATION UP TO 16
24
DATA OUT
DATA READY
16
16
HIGH ORDER
DECIMATION
FILTER
FIR
DECIMATION
FILTER
FIR CLOCK
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil (and design) is a trademark of Intersil Americas Inc.
Copyright 漏 Intersil Americas Inc. 2002. All Rights Reserved
DECIMATE鈩?is a trademark of Intersil Corporation. IBM PC, XT, AT, PS/2鈩?are trademarks of IBM Corporation.

HSP43220GM-25/883相關型號PDF文件下載

掃碼下載APP,
一鍵連接廣大的電子世界。

在線人工客服

買家服務:
賣家服務:
技術客服:

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號,
第一時間獲取資訊。

建議反饋

聯(lián)系人:

聯(lián)系方式:

按住滑塊,拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見,您的參與是維庫提升服務的動力!意見一經(jīng)采納,將有感恩紅包奉上哦!