TM
HM-65262/883
16K x 1 Asynchronous
CMOS Static RAM
Description
The HM-65262/883 is a CMOS 16384 x 1-bit Static Ran-
dom Access Memory manufactured using the Intersil
Advanced SAJI V process. The device utilizes asynchro-
nous circuit design for fast cycle times and ease of use.
The HM-65262/883 is available in both JEDEC Standard
20 pin, 0.300 inch wide CERDIP and 20 pad CLCC pack-
ages, providing high board-level packing density. Gated
inputs lower standby current, and also eliminate the need
for pull-up or pull-down resistors.
The HM-65262/883, a full CMOS RAM, utilizes an array of
six transistor (6T) memory cells for the most stable and
lowest possible standby supply current over the full military
temperature range. In addition to this, the high stability of
the 6T RAM cell provides excellent protection against soft
errors due to noise and alpha particles. This stability also
improves the radiation tolerance of the RAM over that of
four transistor (4T) devices.
March 1997
Features
鈥?This Circuit is Processed in Accordance to MIL-STD-
883 and is Fully Conformant Under the Provisions of
Paragraph 1.2.1.
鈥?Fast Access Time . . . . . . . . . . . . . . . . . . . 70/85ns Max
鈥?Low Standby Current. . . . . . . . . . . . . . . . . . . . 50
碌
A Max
鈥?Low Operating Current . . . . . . . . . . . . . . . . . 50mA Max
鈥?Data Retention at 2.0V . . . . . . . . . . . . . . . . . . . 20碌A(chǔ) Max
鈥?TTL Compatible Inputs and Outputs
鈥?JEDEC Approved Pinout
鈥?No Clocks or Strobes Required
鈥?Temperature Range . . . . . . . . . . . . . . . +55
o
C to +125
o
C
鈥?Gated Inputs-No Pull-Up or Pull-Down Resistors
Required
鈥?Equal Cycle and Access Time
鈥?Single 5V Supply
Ordering Information
70ns/20碌A(chǔ)
-
HM4-65262B/883
85ns/20碌A(chǔ)
HM1-65262/883
HM4-65262/883
85ns/400碌A(chǔ)
-
-
TEMP. RANGE
-55
o
C to +125
o
C
-55
o
C to +125
o
C
PACKAGE
CERDIP
CLCC
PKG. NO.
F20.3
J20.C
Pinouts
HM1-65262/883 (CERDIP)
TOP VIEW
HM-65262 (CLCC)
TOP VIEW
VCC
A13
A1
A0
A0
A1
A2
A3
A4
A5
A6
Q
W
1
2
3
4
5
6
7
8
9
20 VCC
19 A13
18 A12
17 A11
16 A10
15 A9
14 A8
13 A7
12 D
11 E
A2 3
A3 4
A4 5
A5 6
A6 7
Q 8
2
1 20 19
18 A12
17 A11
16 A10
15 A9
14 A8
13 A7
A0 - A13
E
Q
D
VSS/GND
VCC
W
Address Input
Chip Enable/Power Down
Data Out
Data In
Ground
Power (+5)
Write Enable
9 10 11 12
GND
E
W
D
GND 10
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil (and design) is a trademark of Intersil Americas Inc.
Copyright 漏 Intersil Americas Inc. 2002. All Rights Reserved
FN3003.2
204
1
2
3
4
5
6
7
8
9
10
