TM
HM-6514/883
1024 x 4 CMOS RAM
Description
The HM-6514/883 is a 1024 x 4 static CMOS RAM fabri-
cated using self-aligned silicon gate technology. The device
utilizes synchronous circuitry to achieve high performance
and low power operation.
On chip latches are provided for addresses allowing efficient
interfacing with microprocessor systems. The data output
can be forced to a high impedance state for use in expanded
memory arrays.
Gated inputs allow lower operating current and also eliminates
the need for pull up or pull down resistors. The HM-6514/883 is
fully static RAM and may be maintained in any state for an
indefinite period of time.
Data retention supply voltage and supply current are guaran-
teed over temperature.
March 1997
Features
鈥?This Circuit is Processed in Accordance to MIL-STD-
883 and is Fully Conformant Under the Provisions of
Paragraph 1.2.1.
鈥?Low Power Standby. . . . . . . . . . . . . . . . . . . 125碌W Max
鈥?Low Power Operation . . . . . . . . . . . . . .35mW/MHz Max
鈥?Data Retention . . . . . . . . . . . . . . . . . . . . . . . at 2.0V Min
鈥?TTL Compatible Input/Output
鈥?Common Data Input/Output
鈥?Three-State Output
鈥?Standard JEDEC Pinout
鈥?Fast Access Time . . . . . . . . . . . . . . . . . 120/200ns Max
鈥?18 Pin Package for High Density
鈥?Gated Inputs - No Pull Up or Pull Down Resistors
Required
鈥?On-Chip Address Register
Ordering Information
120ns
HM1-6514S/883
200ns
HM1-6514B/883
300ns
HM1-6514/883
TEMPERATURE RANGE
-55
o
C to 125
o
C
PACKAGE
CERDIP
PKG. NO.
F18.3
Pinout
HM-6514/883
(CERDIP)
TOP VIEW
A6
A5
A4
A3
A0
A1
A2
E
GND
1
2
3
4
5
6
7
8
9
18 VCC
17 A7
16 A8
15 A9
14 DQ0
13 DQ1
12 DQ2
11 DQ3
10 W
PIN
A
E
W
D
Q
DESCRIPTION
Address Input
Chip Enable
Write Enable
Data Input
Data Output
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil (and design) is a trademark of Intersil Americas Inc.
Copyright 漏 Intersil Americas Inc. 2002. All Rights Reserved
FN2996.1
151