HD74LV126A
Quad. Bus Buffer Gates with 3-state Outputs
ADE-205-259 (Z)
1st Edition
March 1999
Description
The HD74LV126A features independent line drivers with three state outputs. Each output is disabled when
the associated output enable (OE) input is low. To ensure the high impedance state during power up or power
down, OE should be connected to GND through a pull-down resistor; the minimum value of the resistor is
determined by the current souring capability of the driver. Low-voltage and high-speed operation is suitable
for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the
battery life.
Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
V
CC
= 2.0 V to 5.5 V operation
All inputs V
IH
(Max.) = 5.5 V (@V
CC
= 0 V to 5.5 V)
All outputs V
O
(Max.) = 5.5 V (@V
CC
= 0 V)
Typical V
OL
ground bounce < 0.8 V (@V
CC
= 3.3 V, Ta = 25擄C)
Typical V
OH
undershoot > 2.3 V (@V
CC
= 3.3 V, Ta = 25擄C)
Output current
鹵8
mA (@V
CC
= 3.0 V to 3.6 V),
鹵16
mA (@V
CC
= 4.5 V to 5.5 V)
Function Table
Inputs
OE
H
H
L
A
H
L
X
Output Y
H
L
Z
Note: H:High level
L:Low level
X:Immaterial
Z:High impedance
next
HD74LV126ARP相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...
-
英文版
TTL HD74/HD74S Series
HITACHI
-
英文版
TTL HD74/HD74S Series
HITACHI [H...