音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

HD74HC668 Datasheet

  • HD74HC668

  • Synchronous UP/Down Decade,4-bit binary Counter

  • 14頁

  • HITACHI

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

HD74HC668/HD74HC669
Synchronous UP/Down Decade Counter
Synchronous Up/Down 4-bit binary Counter
Description
This synchronous presettable decade counter features an internal carry look-ahead for cascading in high-
speed counting applications. Synchronous operation is provided by having all flip-flops clocked
simultaneously so that the outputs change coincident with each other when so instructed by the count-
enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that
are normally associated with asynchronous (ripple-clock) counters.
A buffered clock input triggers the four master-slave flip-flops on the rising (positive going) edge of the
clock waveform. This counter is fully programmable; that is, the outputs may each be preset to either level.
The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is
synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree
with the data inputs after the next clock pulse.
The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without
additional gating. Instrumental in accomplishing this function are two count enable inputs and a carry
output. Both count enable inputs (P and
T)
must be low to count. The direction of the count is determined
by the level of the up/down input. when the input is high, the counter counts up; when low, it counts down.
Input
T
is fed forward to enable the carry output. The carry output thus enabled will produce a low-level
output pulse with a duration approximately equal to the high portion of the Q
A
output when counting up
and approximately equal to the low portion of the Q
A
output when counting down. This low level overflow
carry pulse can be used to enable successive cascaded stages. Transitions at the enable
P
or
T
inputs are
allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transission-
line effects, thereby simplifying system design. This counter features a fully independent clock circuit.
Changes at control inputs (enable
P,
Enable
T,
load, up/down) that will modify the operating mode have no
effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting)
will be dictated solely by the conditions meeting the stable setup and hold times.
Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
High Speed Operation
High Output Current: Fanout of 10 LSTTL Loads
Wide Operating Voltage: V
CC
= 2 to 6 V
Low Input Current: 1 碌A max

HD74HC668相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！