HCS132HMSR Datasheet

IC型號(hào)：
HCS132HMSR
PDF描述：
Radiation Hardened Quad 2-Input NAND Schmitt Trigger
文件大小：
159.71KB
PDF頁(yè)數(shù)：
8頁(yè)
芯片廠家：
INTERSIL

閱覽下載糾錯(cuò) 0

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書(shū)

PDF預(yù)覽

HCS132MS

August 1995

Radiation Hardened

Quad 2-Input NAND Schmitt Trigger

Pinouts

14 LEAD CERAMIC DUAL-IN-LINE

METAL SEAL PACKAGE (SBDIP)

MIL-STD-1835 CDIP2-T14

TOP VIEW

A1 1

B1 2

Y1 3

A2 4

B2 5

14 VCC

13 B4

12 A4

11 Y4

10 B3

9 A3

8 Y3

Features

鈥?3 Micron Radiation Hardened SOS CMOS

鈥?Total Dose 200K RAD (Si)

鈥?SEP Effective LET No Upsets: >100 MEV-cm

/mg

鈥?Single Event Upset (SEU) Immunity < 2 x 10

-9

Errors/Bit-Day

(Typ)

鈥?Dose Rate Survivability: >1 x 10

RAD (Si)/s

鈥?Dose Rate Upset >10

RAD (Si)/s 20ns Pulse

鈥?Cosmic Ray Upset Immunity < 2 x 10

-9

Errors/Gate Day (Typ

鈥?Latch-Up Free Under Any Conditions

鈥?Military Temperature Range: -55

+125

Y2 6

GND 7

鈥?Signi鏗乧ant Power Reduction Compared to LSTTL ICs

鈥?DC Operating Voltage Range: 4.5V to 5.5V

鈥?Input Logic Levels

- VIL = 30% of VCC Max

- VIH = 70% of VCC Min

鈥?Input Current Levels Ii

鈮?/div>

5碌A(chǔ) at VOL, VOH

14 LEAD CERAMIC METAL SEAL

FLATPACK PACKAGE (FLATPACK)

MIL-STD-1835 CDFP3-F14

TOP VIEW

VCC

Description

The Intersil HCS132MS is a Radiation Hardened Quad 2-Input

NAND Schmitt Trigger inputs. A high on both inputs forces the

output to a Low state.

The HCS132MS utilizes advanced CMOS/SOS technology to

achieve high-speed operation. This device is a member of

radiation hardened, high-speed, CMOS/SOS Logic Family.

The HCS132MS is supplied in a 14 lead Ceramic 鏗俛tpack

(K suf鏗亁) or a SBDIP Package (D suf鏗亁).

GND

TRUTH TABLE

INPUTS

OUTPUTS

Ordering Information

PART

NUMBER

HCS132DMSR

TEMPERATURE

RANGE

-55

C to +125

SCREENING

LEVEL

Intersil Class

S Equivalent

Intersil Class

S Equivalent

Sample

PACKAGE

14 Lead SBDIP

NOTE: L = Logic Level Low, H = Logic level High

14 Lead Ceramic

Flatpack

14 Lead SBDIP

(1, 4, 9, 12)

HCS132KMSR

-55

C to +125

Functional Diagram

HCS132D/

Sample

HCS132K/

Sample

HCS132HMSR

+25

Sample

14 Lead Ceramic

Flatpack

Die

(2, 5, 10, 13)

(3, 6, 8, 11)

+25

Die

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

1-888-INTERSIL or 321-724-7143 | Copyright 漏 Intersil Corporation 1999

Spec Number

File Number

133

518750

3061.1

DB NA

型號(hào)

版本

描述

廠商

下載
HCS12

英文版

HCS12 Document Methodology

HCS12
HCS12

英文版

HCS12 Document Methodology

MOTOROLA [...

HCS12
HCS101

英文版

HCS101 Datasheet Datasheet

ETC

HCS101
HCS101

英文版

Fixed Code Encoder

HCS101
HCS101

英文版

Fixed Code Encoder

HCS101
HCS125

英文版

Radiation Hardened Quad Buffer, Three-State

HCS125
HCS125

英文版

Radiation Hardened Quad Buffer, Three-State

INTERSIL [...

HCS125
HCS12H

英文版

16-bit Microcontroller

FREESCALE ...

HCS12H
HCS14D

英文版

Radiation Hardened HEX Inverting Schmitt Trigger

HCS14D
HCS14D

英文版

Radiation Hardened HEX Inverting Schmitt Trigger

INTERSIL [...

HCS14D
HCS14K

英文版

Radiation Hardened HEX Inverting Schmitt Trigger

HCS14K
HCS14K

英文版

Radiation Hardened HEX Inverting Schmitt Trigger

INTERSIL [...

HCS14K
HCS109D

英文版

Radiation Hardened Dual JK Flip Flop

HCS109D
HCS109D

英文版

Radiation Hardened Dual JK Flip Flop

INTERSIL [...

HCS109D
HCS109K

英文版

Radiation Hardened Dual JK Flip Flop

HCS109K
HCS109K

英文版

Radiation Hardened Dual JK Flip Flop

INTERSIL [...

HCS109K
HCS10MS

英文版

Radiation Hardened Triple 3-Input NAND Gate

HCS10MS
HCS10MS

英文版

Radiation Hardened Triple 3-Input NAND Gate

INTERSIL [...

HCS10MS
HCS112D

英文版

Radiation Hardened Dual JK Flip-Flop

HCS112D
HCS112D

英文版

Radiation Hardened Dual JK Flip-Flop

INTERSIL [...

HCS112D

HCS132HMSR Datasheet

PDF預(yù)覽

HCS132HMSR相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門(mén)IC型號(hào)推薦

HCS132HMSR Datasheet

PDF預(yù)覽

HCS132HMSR相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門(mén)IC型號(hào)推薦

建議反饋

PDF糾錯(cuò)X