G M 71V 65803C
G M 71V S65803C L
8,388,608 W O R D S x 8 BIT
CMOS DYNAMIC RAM
D escription
T h e GM 71V ( S)65803C/ C L i s t h e n ew
generation dynamic RA M organized 8,388,608
w o r d s by 8 b i t s. T h e G M 71V (S)65803C/ C L
utilizes advanced CM O S Silicon Gate Process
Technology as w ell as advanced circuit
t ech n i q u es f o r w i d e operating margins, both
i n t er n al l y a n d t o t h e sy s t e m u ser . Sy st e m
oriented f eatures include single pow er su p p l y o f
3.3V + / - 1 0 % t o l e r a n c e , d i r ect i n t er f a c i n g
capability w ith high performance logic families
su ch as Schottky TTL.
T h e GM 71V (S)65803C/ C L o f f e r s Extended
D ata Out (EDO) M ode as a high speed access
m o d e.
Pin Configuration
32 SOJ / TSOP II
VCC
IO0
IO1
IO2
IO3
NC
VCC
/WE
/RAS
A0
A1
A2
A3
A4
A5
VCC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
VSS
IO7
IO6
IO5
IO4
VSS
/CAS
/OE
NC
A11
A10
A9
A8
A7
A6
VSS
Features
* 8,388,608 W o r d s x 8 Bit
* Extended Data Out (EDO) M ode Capability
* Fast A ccess Tim e & C y cle Tim e
(Unit: ns)
t
RAC
G M 71V (S)65803C/ CL-5
G M 71V (S)65803C/ CL-6
50
60
t
AA
25
30
t
CAC
13
15
t
RC
84
104
t
H PC
20
25
*Pow er d i ssipation
- A ctive : 522m W / 486m W (M A X)
- Standby : 1.8 m W ( CM OS l ev el : M A X )
0.54m W ( L-Ver sion : M A X)
*EDO page mode capability
*A ccess tim e : 50ns/ 60ns (m ax)
*Refresh cycles
- RA S only Refresh
4096 cycles/ 64 m s (GM 71V 65803C)
4096 cycles/ 128m s (GM 71V S65803CL)(L_Ver sion)
*CBR & H i d d en Refresh
4096 cycles/ 64 m s (GM 71V 65803C)
4096 cycles/ 128 m s (GM 71V S65803CL)( L-Ver sion )
*4 v ariations of refresh
-RA S-only refresh
-CA S-before-RA S r ef r esh
-H i d d en refresh
-Sel f r efresh (L-V er sion)
*Single Pow er Supply of 3.3V+/ -10 % w i t h a built-in VBB generator
*Battery Back Up Operation ( L-Version )
(Top View)
Rev 0.1 / Apr鈥?1